# Index Generation Functions: Recent Developments 

Tsutomu Sasao<br>Department of Computer Science and Electronics, Kyushu Institute of Technology, Iizuka 820-8502, Japan


#### Abstract

This survey first introduces index generation functions, which are useful for pattern matching in communication circuits. Then, it shows various methods to realize index generation functions using memories. A linear transformation is used to reduce the number of variables and thus memory size. An extension to the multiple-valued case is also presented.


## I. Index Generation Function

This paper surveys recent results on index generation functions. Applications of index generation functions include: IP address table lookup, packet filtering, terminal access controllers, memory patch circuits, virus scan circuits, fault maps for memory, and pattern matching. In addition, this paper introduces an index generation unit that efficiently realizes an index generation function by a linear circuit and a pair of smaller memories. Due to space limitations, definitions of standard terminology used in switching circuit theory [11] are omitted.

Definition 1.1: Consider a set of $k$ different binary vectors of $n$ bits. These vectors are registered vectors. For each registered vector, assign a unique integer from 1 to $k$. A registered vector table shows the index of each registered vector. An index generation function produces the corresponding index if the input matches a registered vector, and produces 0 otherwise. $k$ is the weight of the index generation function. An index generation function represents a mapping: $B^{n} \rightarrow\{0,1,2, \ldots, k\}$. An index generator is a circuit that realizes an index generation function.

Example 1.1: Table 1.1 shows a registered vector table with $k=4$ vectors.

An index generation function can be directly implemented by a content addressable memory (CAM). However, a CAM dissipates much power. So, in this paper, we use conventional memories.

The rest of the paper is organized as follows: Section II discusses applications of index generation functions. Section III shows properties of incompletely specified index generation functions. Section IV shows a method to represent

TABLE 1.1
Registered vector table.

| Vector |  |  |  | Index |
| :---: | :---: | :---: | :---: | :---: |
| $x_{1}$ | $x_{2}$ | $x_{3}$ | $x_{4}$ |  |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 2 |
| 1 | 1 | 0 | 0 | 3 |
| 1 | 1 | 1 | 1 | 4 |

incompletely specified index generation functions using fewer variables by a linear transformation. Section V shows an effect of using linear transformation. Section VI explains the operation of an index generation unit. Section VII shows design examples of $m$-out-of- $n$ code converters. Section VIII shows efficient methods to realize index generation functions. Section IX extends the theory to multiple-valued input functions. Section X surveys related works on linear transformations. Section XI concludes the paper.

## II. ApPLICATIONS

Index generators are used for address tables in the internet, terminal access controllers for local area networks, databases, memory patch circuits, electronic dictionaries, password lists, etc. [14].

## A. Address Table in the Internet

IP addresses of the internet are often represented in 32 bits. An address table for a router stores IP addresses and corresponding indexes for a memory that stores the details of the addresses. For example, in a typical problem, the number of addresses in the table is 40,000 . Thus, the number of inputs is 32 and the number of outputs is 16 , which can represent 65,536 bit patterns. Note that the address table must be updated frequently.

## B. Terminal Access Controller

A terminal access controller (TAC) for a local area network checks whether the requested terminal has permission to access Web resources outside the local area network, E-mail, FTP, Telnet, etc.. In Fig. 2.1, eight terminals are connected to the TAC. Some can access all the resources. Others can access only limited resources because of security risks. The TAC checks whether the requested computer has permission to access the Web, E-mail, FTP, Telnet, or not. Each terminal has its unique MAC address represented by 48 bits. We assume that the number of terminals in the table is at most 255 . To implement the TAC, we use an index generator and a memory. The memory stores the details of the terminals. The number of inputs for the index generator is 48 and the number of outputs is 8 . In many cases, the table for the terminal access controller must be updated frequently.

Example 2.1: Fig. 2.2 shows an example of the terminal access controller. The first terminal has the MAC address 53:03:74:59:03:02. It is allowed to access everything, including is the Web outside the local area network, E-mail, FTP,


Fig. 2.1. Terminal access controller.


Fig. 2.2. Index generator for terminal access controller.
and Telnet. The second one is allowed to access both the Web and E-mail. The third one is allowed to access only the Web. And, the last one is allowed to access only E-mail. The index generated by the index generator is used as an address to read the memory which stores the permissions. If we implement the TAC by a single memory, we need a memory with 256 Tera words, since the number of inputs is 48 . To reduce the size of memory, we use an index generator to produce the index, and an additional memory to store the permission data for each internal address.
The index generators in the previous examples have common properties:

1) The values of the non-zero outputs are distinct.
2) The number of non-zero output values is much smaller than the total number of the input combinations.
3) High-speed circuits are required.
4) Data must be updated.

The third property is important in the communication networks. The last property requires that index generators must be programmable.

## III. Incompletely Specified Index Generation Functions

In this part, we introduce some methods to represent a given incompletely specified function with fewer variables [15], [16], [18].

Definition 3.1: Let $D=\left\{\vec{a}_{1}, \vec{a}_{2}, \ldots, \vec{a}_{k}\right\}$ be a set of $k$ distinct vectors in $B^{n}$, where $B=\{0,1\} . \hat{f}: B^{n} \rightarrow$ $\{1,2, \ldots, k, d\}$ is an incompletely specified index generation


Fig. 3.1. Reduction of variables to represent an incompletely specified index generation function.

## function with weight $k$ if

$$
\begin{aligned}
\hat{f}\left(\vec{a}_{i}\right) & =i,\left(\text { when } \vec{a}_{i} \in D\right), \text { and } \\
\hat{f}(\vec{b}) & =d,\left(\text { when } \vec{b} \in B^{n}-D\right)
\end{aligned}
$$

where $d$ denotes don't care or undefined.
The number of variables to represent incompletely specified index generation functions can be often reduced.

Example 3.1: Consider the registered vector table shown in Fig. 3.1(a). It defines a 4 -variable incompletely specified index generation function $\hat{f}_{1}(X)$. Let $X_{1}=\left(x_{1}, x_{2}\right)$ and $X_{2}=$ $\left(x_{3}, x_{4}\right)$. The corresponding decomposition table for $\hat{f}_{1}(X)$ is shown in Fig. 3.1(b), where blank cells denote don't cares. In this function, for the vectors $\vec{a}_{1}=(0,0,0,1), \vec{a}_{2}=(1,0,1,1)$, $\vec{a}_{3}=(1,1,0,0)$, and $\vec{a}_{4}=(0,1,1,1)$, the values of functions are $\hat{f}_{1}\left(\vec{a}_{1}\right)=1, \hat{f}_{1}\left(\vec{a}_{2}\right)=2, \hat{f}_{1}\left(\vec{a}_{3}\right)=3$, and $\hat{f}_{1}\left(\vec{a}_{4}\right)=4$, respectively. For other inputs, the values of $\hat{f}_{1}$ are $d$ (don't care).

In the decomposition table, when each column has at most one specified element, then the function can be represented by column variables only, since, for each column, the values of all don't cares can be set to the specified value of the column. In Fig. 3.1(a), values for $\left(x_{1}, x_{2}\right)$ are distinct, and the index can be specified by using only these two variables:

$$
f_{1}=1 \cdot \bar{x}_{1} \bar{x}_{2} \vee 2 \cdot x_{1} \bar{x}_{2} \vee 3 \cdot x_{1} x_{2} \vee 4 \cdot \bar{x}_{1} x_{2} .
$$

Example 3.2: Consider the registered vector table in Fig. 3.2, and the decomposition table for an incompletely specified index generation function $\hat{f}_{2}$. Consider the number of variables to represent the function. In the decomposition table in Fig. 3.2(a), two non-zero elements exist in the column $\left(x_{1}, x_{2}\right)=(1,1)$. Thus, the function $\hat{f}_{2}$ cannot be represented by $\left\{x_{1}, x_{2}\right\}$. Similarly, in the row $\left(x_{3}, x_{4}\right)=(1,1)$, two nonzero elements exist, and the function $\hat{f}_{2}$ cannot be represented by $\left\{x_{3}, x_{4}\right\}$, either.

Next, let us change the partition of the input variables into $\left(x_{1}, x_{4}\right)$ and $\left(x_{2}, x_{3}\right)$ as shown in Fig. 3.2(b). In this case, each column has at most one specified element. Note that in the registered vector table in Fig. 3.2(b), values of the vectors $\left(x_{1}, x_{4}\right)$ are all different. Thus, the function $\hat{f}_{2}$ can be represented by using only $\left\{x_{1}, x_{4}\right\}$.


(a)

(b)

Fig. 3.2. Reduction of variables to represent an input incompletely specified index generation function.

TABLE 3.1
AvERAGE NUMBER OF VARIABLES TO REPRESENT INCOMPLETELY SPECIFIED INDEX GENERATION FUNCTION.

| $k$ | $n=16$ | $n=20$ | $n=24$ | $2\left\lceil\log _{2}(k+1)\right\rceil-3$ |
| ---: | ---: | ---: | ---: | :---: |
| 7 | 3.052 | 3.018 | 3.003 | 3 |
| 15 | 4.980 | 4.947 | 4.878 | 5 |
| 31 | 6.447 | 6.115 | 6.003 | 7 |
| 63 | 8.257 | 8.007 | 8.000 | 9 |
| 127 | 10.304 | 10.000 | 9.963 | 11 |
| 255 | 12.589 | 11.996 | 11.896 | 13 |
| 511 | 14.890 | 14.019 | 13.787 | 15 |
| 1023 | 15.991 | 16.293 | 15.874 | 17 |
| 2047 | 16.000 | 18.758 | 17.965 | 19 |
| 4095 | 16.000 | 19.992 | 20.093 | 21 |

As shown in above examples, incompletely specified index generation functions often can be represented with fewer variables. Minimization methods of input variables for singleoutput incompletely specified functions are considered in [2], [4], [12], [17].

Lemma 3.1: Let $p$ be the number of variables to represent an incompletely specified index generation function with weight $k$. We have the following relation:

$$
p \geq\left\lceil\log _{2}(k+1)\right\rceil .
$$

(Proof) Assume that $k+1=2^{p}$. Consider the binary decision tree for the function. To distinguish $2^{p}$ different terminals, at least $p$ variables are necessary. Note that one terminal node is used to represent non-registered vectors.

Definition 3.2: A set of functions is uniformly distributed, if the probability of occurrence of any function is the same as any other function.

For example, the set of two-valued input two-valued output 4 -variable incompletely specified functions with weight 1 consists of 32 members, 16 having a single 1 and 16 having a single 0 . If the functions are uniformly distributed, the probability of the occurrence of any one of them is $\frac{1}{32}$. Table 3.1 shows average numbers of variables to represent incompletely specified index generation functions for different
$n$ and different weight $k$. From the table, we have the following:

Conjecture 3.1: Consider a set of uniformly distributed incompletely specified index generation functions of $n$ binary input variables with weight $k \geq 7$, then the fraction of the functions represented with $p=2\left\lceil\log _{2}(k+1)\right\rceil-3$ variables approaches 1.0 as $n$ increases.
Although there exist functions that require more than $p=$ $2\left\lceil\log _{2}(k+1)\right\rceil-3$ variables, the fraction of such functions approaches 0.0 as $n$ increases. When the value of $k$ is large, the memory with $p=2\left\lceil\log _{2}(k+1)\right\rceil-3$ inputs is still too large to implement.

## IV. Representation of Index Generation Functions Using Linear Transformations

In this part, we show a method to reduce the number of variables to represent an incompletely specified function by using a linear transformation of the input variables.

Definition 4.1: Consider a function $f\left(x_{1}, x_{2}, \ldots, x_{n}\right)$. A compound variable $y$ has a form

$$
y=c_{1} x_{1} \oplus c_{2} x_{2} \oplus \cdots \oplus c_{n} x_{n}
$$

where $c_{i} \in\{0,1\}$. The compound degree of $y$ is $\sum_{i=1}^{n} c_{i}$. A variable with the compound degree 1 is a primitive variable. A variable with compound degree 2 is a bi-compound variable, and a variable with compound degree 3 is a tricompound variable.
Example 4.1: Consider the incompletely specified index generation function $\hat{f}_{3}$ shown in Fig. 4.1. Let us consider the number of variables to represent this function. In Fig. 4.1(a), the column $\left(x_{1}, x_{2}\right)=(1,1)$ has two non-zero elements. So, the function cannot be represented by $\left\{x_{1}, x_{2}\right\}$. In a similar way, the row $\left(x_{3}, x_{4}\right)=(1,1)$ has two non-zero elements. So, the function cannot be represented by $\left\{x_{3}, x_{4}\right\}$. Note that the decomposition tables with other partitions produce the same results. Thus, to represent the function $\hat{f}_{3}$, at least three variables are necessary. Next, consider the bi-compound variables $y_{1}=x_{1} \oplus x_{2}$ and $y_{2}=x_{2} \oplus x_{3}$. In this case, we have the function $\hat{g}_{3}\left(y_{1}, y_{2}, x_{3}, x_{4}\right)$ shown in Fig. 4.1(b). Note that, in the decomposition table shown in Fig. 4.1(b), each column has at most one specified element. Thus, the function $\hat{g}_{3}$ can be represented by using only two variables $\left\{y_{1}, y_{2}\right\}$.

As shown in the above example, by using linear transformation, the number of input variables for incompletely specified index generation functions can be further reduced. In the rest of the paper, both a primitive variable $x_{i}$ and and a compound variables $y_{j}$ are treated as input variables.
Definition 4.2: Given an incompletely specified index generation function, the linear transformation that minimizes the number of variables is optimum.

When the number of variables satisfies the relation $p=$ $\left\lceil\log _{2}(k+1)\right\rceil$, it is an optimum linear transformation.
When only primitive variables are used, the number of variables for an incompletely specified index generation function can be minimized by solving a kind of a minimum covering problem [12], [17]. In principle, the minimization

| $\hat{f}_{3}\left(x_{1}, x_{2}\right.$ |  |  | $\begin{aligned} & y_{1}=x_{1} \oplus x_{2} \\ & y_{2}=x_{2} \oplus x_{3} \end{aligned}$ | $\hat{g}_{3}\left(y_{1}, y_{2}, x_{3}, x_{4}\right)$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $x_{1}$ $x_{2}$ $x_{3}$ <br> 0 1  | $x_{4}$ | $\hat{f}_{3}$ |  | $y_{1}$ $y_{2}$ | $x_{3} x_{4}$ | $\hat{g}_{3}$ |
| $\begin{array}{llll}0 & 1 & 1\end{array}$ | 1 | 1 |  | 10 | 11 | 1 |
| $\begin{array}{lll}1 & 0 & 1\end{array}$ | 1 | 2 |  | $1 \quad 1$ | 11 | 2 |
| $\begin{array}{lll}1 & 1 & 0\end{array}$ | 1 | 3 |  | 0 | 01 | 3 |
| 1 1 1 | 0 | 4 |  | 0 0 | 10 | 4 |


(a)

(b)

Fig. 4.1. Incompletely specified index generation function represented by compound variables.
of variables using both primitive and compound variables can be done in the same way. That is, we can perform the minimization of the variables, where not only the primitive variables $x_{1}, x_{2}, \ldots, x_{n}$, but also the compound variables $y_{1}, y_{2}, \ldots, y_{t}$ can be considered as the input variables. When both the primitive and the bi-compound variables are used, the number of the input variables to consider is

$$
n+\binom{n}{2}=\frac{n(n+1)}{2}
$$

When tri-compound variables, in addition to the bi-compound and the primitive variables are used, the number of the variables to consider is

$$
n+\binom{n}{2}+\binom{n}{3}=\frac{n\left(n^{2}+5\right)}{6} .
$$

If we consider all the compound variables, the total number of (compound) variables would be $2^{n}-1$. Thus, an exhaustive method would be impractical.

In [18], we developed the information gain method, a heuristic method to select compound variables. The selection of the compound variables can be considered as the optimization of a binary decision tree.

Definition 4.3: In an incompletely specified index generation function, the partition difference with respect to $x_{i}$ is $\left|h_{i 0}-h_{i 1}\right|$, where $h_{i 0}$ is the number of registered vectors such that $x_{i}=0$, and $h_{i 1}$ is the number of registered vectors such that $x_{i}=1$.

Variables with a smaller partition difference tend to partition the set of registered vectors such that the bits among registered vectors tend to have nearly the same 0 's and 1 's. Let $k$ be the number of registered vectors. When the given set of variables partitions the set of vectors into balanced sets, the number of variables to represent the function is reduced to $\left\lceil\log _{2}(k+1)\right\rceil$.

When selecting compound variables, the smaller the partition difference of a variable, the larger the information gain we obtain. Thus, a variable with a large information gain (i.e.,

TABLE 5.1
1-OUT-OF-15 TO BINARY CONVERTER.

| 1-out-of-15 code |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Index |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $x_{15}$ | $x_{14}$ | $x_{13}$ | $x_{12}$ | $x_{11}$ | $x_{10}$ | $x_{9}$ | $x_{8}$ | $x_{7}$ | $x_{6}$ | $x_{5}$ | $x_{4}$ | $x_{3}$ | $x_{2}$ | $x_{1}$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 4 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 5 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 6 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 7 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 8 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 9 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 10 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 11 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 12 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 13 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 14 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 15 |

a variable with a small partition difference) tends to reduce the number of variables needed to represent the function.

## V. Effect of Linear Transformations

Consider index generation functions with weight $k$. When the probabilities of 0 's and 1 's in the registered vector table are nearly the same, the function may be represented with $p=\left\lceil\log _{2}(k+1)\right\rceil$ variables. On the other hand, when the probabilities of 0 's and 1's are quite different, many variables are necessary to represent the function. As an example of functions where the probability of 0's and 1's in the registered vector table are quite different, we consider a class of code converters.
Definition 5.1: An $m$-out-of- $n$ code consists of $\binom{n}{m}$ binary code words whose weights are m .

Definition 5.2: An $m$-out-of- $n$ to binary converter realizes an index generation function with $\binom{n}{m}$ non-zero elements. It has $n$ inputs and $\left\lceil\log _{2}\left[\binom{n}{m}+1\right]\right\rceil$ outputs. When the number of 1 's in the inputs is not $m$, the converter produces the all 0 code. The $m$-out-of- $n$ code is produced in ascending lexicographical order. That is, the smallest number is denoted by $(0,0, \ldots, 0,1,1, \ldots, 1)$, while the largest number is denoted by $(1,1, \ldots 1,0,0, \ldots, 0)$.

Example 5.1: Consider the 1-out-of-15 code to binary converter $\hat{f}\left(x_{1}, x_{2}, \ldots, x_{15}\right)$. It is an index generation function with weight $k=15$, whose registered vector table is shown in Table 5.1. When only the primitive variables are used, at least 14 variables are necessary to represent the function. Next, consider the linear transformation:

$$
\begin{aligned}
y_{1} & =x_{1} \oplus x_{3} \oplus x_{5} \oplus x_{7} \oplus x_{9} \oplus x_{11} \oplus x_{13} \oplus x_{15} \\
y_{2} & =x_{2} \oplus x_{3} \oplus x_{6} \oplus x_{7} \oplus x_{10} \oplus x_{11} \oplus x_{14} \oplus x_{15} \\
y_{3} & =x_{4} \oplus x_{5} \oplus x_{6} \oplus x_{7} \oplus x_{12} \oplus x_{13} \oplus x_{14} \oplus x_{15} \\
y_{4} & =x_{8} \oplus x_{9} \oplus x_{10} \oplus x_{11} \oplus x_{12} \oplus x_{13} \oplus x_{14} \oplus x_{15}
\end{aligned}
$$

Then, $\hat{f}$ can be represented by $g\left(y_{1}, y_{2}, y_{3}, y_{4}\right)$ as shown in Table 5.2. In this case, we can assume that, in the inputs $\left(x_{1}, x_{2}, \ldots, x_{15}\right)$, only one variable takes the value 1 , while the other variables take the value 0 . Note that in the original registered vector table in Table 5.1, the probability of 1's is $1 / 15$, while in the transformed registered vector table shown in Table 5.2, the probability of 1 's is $8 / 15$. The linear transformation makes the height of the decision tree small,

TABLE 5.2
TRANSFORMED 1-OUT-OF-15 TO BINARY CONVERTER.

| Transformed code |  |  |  | Index |
| :---: | :---: | :---: | :---: | :---: |
| $y_{4}$ | $y_{3}$ | $y_{2}$ | $y_{1}$ |  |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 1 | 1 | 3 |
| 0 | 1 | 0 | 0 | 4 |
| 0 | 1 | 0 | 1 | 5 |
| 0 | 1 | 1 | 0 | 6 |
| 0 | 1 | 1 | 1 | 7 |
| 1 | 0 | 0 | 0 | 8 |
| 1 | 0 | 0 | 1 | 9 |
| 1 | 0 | 1 | 0 | 10 |
| 1 | 0 | 1 | 1 | 11 |
| 1 | 1 | 0 | 0 | 12 |
| 1 | 1 | 0 | 1 | 13 |
| 1 | 1 | 1 | 0 | 14 |
| 1 | 1 | 1 | 1 | 15 |

and reduces the number of variable to represent the function. Since the function is represented with $p=\left\lceil\log _{2}(k+1)\right\rceil=4$ variables, it is an optimum linear transformation.
The next theorem shows how a linear transformation changes the probability of a variable taking the value 1 .

Theorem 5.1: Let $x_{1}, x_{2}, \ldots, x_{n}$ be independent variables. Let $x_{i}$ take the value 1 with the probability $\alpha$. Then, the probability that the function

$$
y=x_{1} \oplus x_{2} \oplus \cdots \oplus x_{t}
$$

takes the value 1 is

$$
\begin{aligned}
& \gamma_{t}(\alpha)=\sum_{i=1,3,5, \ldots, t-1}\binom{t}{i} \alpha^{i} \beta^{t-i}(\text { when } t \text { is even }), \\
& \gamma_{t}(\alpha)=\sum_{i=1,3,5, \ldots, t}\binom{t}{i} \alpha^{i} \beta^{t-i}(\text { when } t \text { is odd }),
\end{aligned}
$$

where $\beta=1-\alpha$.
Example 5.2: In the 1-out-of- 15 code to binary converter, $x_{i}$ takes the value 1 with the probability $1 / 15=0.066666$. After the linear transformation, $y_{i}$ takes the value 1 with the probability

$$
\gamma_{t}(\alpha)=\sum_{i=1,3,5, \ldots, 7}\binom{8}{i} \alpha^{i} \beta^{8-i}=0.340857
$$

The linear transformation gives a more balanced decision tree, and reduces the number of variables needed to represent the function.

## VI. Index Generation Unit

Fig. 6.1 shows an index generation unit (IGU) [15], [16], [17]. The linear circuit has $n$ inputs and $p$ outputs, where $p<n$. It produces functions:

$$
\begin{aligned}
y_{1} & =c_{1,1} x_{1} \oplus c_{1,2} x_{2} \oplus c_{1,3} x_{3} \oplus \cdots \oplus c_{1, n} x_{n} \\
y_{2} & =c_{2,1} x_{1} \oplus c_{2,2} x_{2} \oplus c_{2,3} x_{3} \oplus \cdots \oplus c_{2, n} x_{n} \\
y_{3} & =c_{3,1} x_{1} \oplus c_{3,2} x_{2} \oplus c_{3,3} x_{3} \oplus \cdots \oplus c_{3, n} x_{n} \\
\cdots & =\cdots \\
y_{p} & =c_{p, 1} x_{1} \oplus c_{p, 2} x_{2} \oplus c_{p, 3} x_{3} \oplus \cdots \oplus c_{p, n} x_{n}
\end{aligned}
$$

where $c_{i, j} \in\{0,1\}$, and $c_{i, i}=1$. It is used to reduce the size of the main memory. Let $X_{1}=\left(x_{1}, x_{2}, \ldots, x_{p}\right)$ and $X_{2}=$ $\left(x_{p+1}, x_{p+2}, \ldots, x_{n}\right)$.


Fig. 6.1. Index Generation Unit.

The main memory has $p$ inputs and $\left\lceil\log _{2}(k+1)\right\rceil$ outputs. The main memory produces correct indices only for registered vectors. However, it may produce incorrect indices for nonregistered vectors, because the number of input variables is reduced by using don't care conditions. In an index generation function, if the input vector is non-registered, then it should produce 0 outputs. To check whether the main memory produces the correct index or not, we use the AUX memory. The AUX memory has $\left\lceil\log _{2}(k+1)\right\rceil$ inputs and $n-p$ outputs: It stores the $X_{2}$ part of the registered vectors for each index. The comparator checks if the $X_{2}$ part of the inputs are the same as the $X_{2}$ part of the registered vector. If they are the same, the main memory produces a correct index. Otherwise, the main memory produces a wrong index, and the input vector is non-registered. In this case, the output AND gates produce 0 , showing that the input vector is non-registered. Note that the main memory produces the correct index only for the registered vectors. In this way, we can implement an incompletely specified index generation function instead of a completely specified one The size of the main memory is $p 2^{p}$, and the size of the AUX memory is $(n-p) 2^{p}$. Thus, the total memory size is

$$
p 2^{p}+(n-p) 2^{p}=n 2^{p}
$$

Example 6.1: Consider the registered vectors in Table 1.1. The number of variables is four, but only two variables $x_{1}$ and $x_{4}$ are necessary to distinguish these four registered vectors. Fig. 6.2 shows the IGU. In this case, the linear circuit produces $Y_{1}=\left(x_{1}, x_{4}\right)$ from $X=\left(x_{1}, x_{2}, x_{3}, x_{4}\right)$. The main memory stores the indices for $X_{1}=Y_{1}=\left(x_{1}, x_{4}\right)$, and the AUX memory stores the values of $X_{2}=\left(x_{2}, x_{3}\right)$ for the corresponding registered vector. Consider two cases:

## When the input vector is registered:

Suppose that a registered vector $\left(x_{1}, x_{2}, x_{3}, x_{4}\right)=(1,1,0,0)$ is applied to the IGU in Fig. 6.2. First, the linear circuit selects two variables, $x_{1}$ and $x_{4}$, and produces the value $X_{1}=\left(x_{1}, x_{4}\right)=(1,0)$. Second, the main memory produces the corresponding index $(0,1,1)$. Third, the AUX memory produces the values of $X_{2}=\left(x_{2}, x_{3}\right)=(1,0)$ corresponding registered vector $(1,1,0,0)$. Fourth, the comparator confirms that the values of $X_{2}=\left(x_{2}, x_{3}\right)$ of the input vector are equal


Fig. 6.2. When the input vector is registered.


Fig. 6.3. When the input vector is not registered.
to the output of the AUX memory. And, finally, the AND gate produces the index for the input vector.

## When the input vector is not registered:

Suppose that a non-registered vector $\left(x_{1}, x_{2}, x_{3}, x_{4}\right)=$ $(1,0,1,0)$ is applied to the IGU in Fig. 6.3. Also in this case, the main memory produces the vector $(0,1,1)$, and the AUX memory produces the values of $X_{2}=\left(x_{2}, x_{3}\right)$ for the corresponding registered vector $(1,1,0,0)$. However, in this case, the comparator shows that $X_{2}=\left(x_{2}, x_{3}\right)=(0,1)$ is different from the output $X_{2}=\left(x_{2}, x_{3}\right)$ of the AUX memory. Thus, the AND gate produces 0 , which shows that the input vector is not registered.

## VII. Design of Code Converters

In this part, we design $m$-out-of- $n$ to binary converters.
Example 7.1: When $n=6$ and $m=2$, we have the function shown in Table 7.1. This is an index generation function with weight $k=\binom{n}{m}=\binom{6}{2}=15$. When only the primitive variables are used, the number of inputs can be reduced up to five. However, when the inputs are transformed as:

$$
\begin{aligned}
& y_{4}=x_{6} \oplus x_{5} \\
& y_{3}=x_{5} \oplus x_{4} \\
& y_{2}=x_{4} \oplus x_{3}
\end{aligned}
$$

TABLE 7.1
2-OUT-OF-6 TO BINARY CONVERTER.

| 2-out-of-6 code |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $x_{6}$ | $x_{5}$ | $x_{4}$ | $x_{3}$ | $x_{2}$ | $x_{1}$ | Index |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 2 |
| 0 | 0 | 0 | 1 | 1 | 0 | 3 |
| 0 | 0 | 1 | 0 | 0 | 1 | 4 |
| 0 | 0 | 1 | 0 | 1 | 0 | 5 |
| 0 | 0 | 1 | 1 | 0 | 0 | 6 |
| 0 | 1 | 0 | 0 | 0 | 1 | 7 |
| 0 | 1 | 0 | 0 | 1 | 0 | 8 |
| 0 | 1 | 0 | 1 | 0 | 0 | 9 |
| 0 | 1 | 1 | 0 | 0 | 0 | 10 |
| 1 | 0 | 0 | 0 | 0 | 1 | 11 |
| 1 | 0 | 0 | 0 | 1 | 0 | 12 |
| 1 | 0 | 0 | 1 | 0 | 0 | 13 |
| 1 | 0 | 1 | 0 | 0 | 0 | 14 |
| 1 | 1 | 0 | 0 | 0 | 0 | 15 |

TABLE 7.2
TRANSFORMED 2-OUT-OF-6 TO BINARY CONVERTER.

| Transformed code |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $y_{4}$ | $y_{3}$ | $y_{2}$ | $y_{1}$ | Index |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 2 |
| 0 | 0 | 1 | 0 | 3 |
| 0 | 1 | 1 | 0 | 4 |
| 0 | 1 | 1 | 1 | 5 |
| 0 | 1 | 0 | 1 | 6 |
| 1 | 1 | 0 | 0 | 7 |
| 1 | 1 | 0 | 1 | 8 |
| 1 | 1 | 1 | 1 | 9 |
| 1 | 0 | 1 | 0 | 10 |
| 1 | 0 | 0 | 0 | 11 |
| 1 | 0 | 0 | 1 | 12 |
| 1 | 0 | 1 | 1 | 13 |
| 1 | 1 | 1 | 0 | 14 |
| 0 | 1 | 0 | 0 | 15 |

$$
y_{1}=x_{3} \oplus x_{2}
$$

then, the code converter can be represented with only four variables: $y_{1}, y_{2}, y_{3}$, and $y_{4}$, as shown in Table 7.2. Since the function is represented with $p=\left\lceil\log _{2}(k+1)\right\rceil=4$ variables, it is an optimum linear transformation.
In this example, the advantage of using a linear transformation is not so great. However, when $n$ is large, a linear transformation can drastically reduce the memory size.

Example 7.2: Consider the case of $m=2$ and $n=20$. This is an index generation function with the weight $k=\binom{n}{m}=$ $\binom{20}{2}=190$. In the single-memory realization, the memory size is

$$
\left\lceil\log _{2}(k+1)\right\rceil 2^{n}=8 \times 2^{20}
$$

which is too large. To obtain a decomposed realization, partition the inputs into $X_{1}=\left(x_{1}, x_{2}, \ldots, x_{10}\right)$ and $X_{2}=$ $\left(x_{11}, x_{12}, \ldots, x_{20}\right)$. The column multiplicity with the decomposition with respect to $\left(X_{1}, X_{2}\right)$ and $\left(X_{2}, X_{1}\right)$ are the same and are both 57 . Thus, it can be realized by the circuit shown in Fig. 7.1. In this realization, the total memory size is

$$
2 \times 6 \times 2^{10}+8 \times 2^{12}=44 \times 2^{10}
$$

When we use an IGU to implement the function, the number of inputs to the main memory can be reduced to $p=\lceil\log (k+$ 1) $\rceil+1=9$. In this case, the total memory size in the IGU is

$$
n 2^{p}=20 \times 2^{9}=10 \times 2^{10}
$$



Fig. 7.1. Tree-type realization of 2-out-of-20 to binary converter.


Fig. 7.2. Tree-type realization of 3-out-of-20 to binary converter.

Example 7.3: Consider the case of $m=3$ and $n=20$. This is an index generation function with weight $k=\binom{n}{m}=$ $\binom{20}{3}=1140$. In the single-memory realization, the memory size is

$$
\left\lceil\log _{2}(k+1)\right\rceil 2^{n}=11 \times 2^{20}
$$

which is also too large. To realize a tree-type circuit, we partition the inputs into $X_{1}=\left(x_{1}, x_{2}, \ldots, x_{10}\right)$ and $X_{2}=$ $\left(x_{11}, x_{12}, \ldots, x_{20}\right)$. The column multiplicity with the decomposition with respect to $\left(X_{1}, X_{2}\right)$ and $\left(X_{2}, X_{1}\right)$ are the same and are both 177. Thus, we have the circuit shown in Fig. 7.2. In this realization, the total memory size is

$$
2 \times 8 \times 2^{10}+11 \times 2^{16}=720 \times 2^{10}
$$

When we use the IGU, the number of inputs to the main memory is reduced to $p=\lceil\log (k+1)\rceil=11$. Thus, it is an optimum linear transformation. In this case, the total memory size in the IGU is

$$
n 2^{p}=20 \times 2^{11}=40 \times 2^{10}
$$

## VIII. Efficient Realizations of Index Generation Functions

We assume that the non-zero elements in the index generation function are uniformly distributed in the decomposition chart. In this case, we can estimate the fraction of registered vectors realized by the main memory.

Theorem 8.1: Consider a set of uniformly distributed index generation functions $f\left(x_{1}, x_{2}, \ldots, x_{n}\right)$ with weight $k$. Consider an IGU whose inputs to the main memory are $x_{1}, x_{2}, \ldots$, and $x_{p}$. Then, the expected number of registered vectors of $f$ that can be realized by the IGU is $2^{p}\left(1-e^{-\xi}\right)$, where $\xi=\frac{k}{2^{p}}$.

Corollary 8.1: Consider a set of uniformly distributed index generation functions $f\left(x_{1}, x_{2}, \ldots, x_{n}\right)$ with weight $k$. Consider an IGU whose inputs to the main memory are $x_{1}, x_{2}, \ldots$,


Fig. 8.1. Index generator implemented by the hybrid method.
and $x_{p}$. Then, the fraction of registered vectors of $f$ that can be realized by the IGU is

$$
\delta=\frac{1-e^{-\xi}}{\xi}
$$

where $\xi=\frac{k}{2^{p}}$.
Example 8.1: When $\xi=\frac{1}{4}$, we have $\delta \simeq 0.8848$, when $\xi=\frac{1}{2}$, we have $\delta \simeq 0.7869$, and when $\xi=1$, we have $\delta \simeq 0.63212$.
We now show efficient methods to implement index generation functions using memories [16]. In an index generation function, the number of registered vectors $k$, is usually much smaller than $2^{n}$, the total number of the input combinations.

Definition 8.1: The hybrid method is an implementation of an index generation function using the circuit consisting of $I G U_{1}$ as shown in Fig. 8.1. $I G U_{1}$ is used to realize most of the registered vectors, while a rewritable PLA is used to realize the remaining registered vectors. The OR gate in the output combines the indices to form a single output.

A rewritable PLA is necessary in most applications, since we often need to update the data. A rewritable PLA can be replaced by another circuit, such as an LUT cascade or a CAM.

In the hybrid method, when the main memory of $I G U_{1}$ has $p=\left\lceil\log _{2}(k+1)\right\rceil+2$ inputs, we have $\xi=\frac{k}{2^{p}}=\frac{1}{4}$. From Example 8.1, about $88 \%$ of the registered vectors are implemented by $I G U_{1}$, and the remaining $12 \%$ of the registered vectors are implemented by the PLA.

Definition 8.2: The super hybrid method is an implementation of an index generation function using the circuit consisting of two IGUs as shown in Fig. 8.2. $I G U_{1}$ is used to realize most of the registered vectors, $I G U_{2}$ is used to realize the registered vectors not realized by $I G U_{1}$, and the rewritable PLA is used to realize registered vectors not realized by either IGU. The OR gate in the output combines the indices to form a single output.

The super hybrid method shown in Fig. 8.2 is more complicated than the hybrid method, but requires smaller memories. In the super hybrid method, when the main memory of the $I G U_{1}$ has $p_{1}=\left\lceil\log _{2}(k+1)\right\rceil+1$ inputs, and the main memory of the $I G U_{2}$ has $p_{2}=\left\lceil\log _{2}(k+1)\right\rceil-1$ inputs, from Example 8.1, we have $\xi_{1}=\frac{k_{1}}{2^{p_{1}}}=\frac{1}{2}, \delta_{1}=\frac{1-e^{\xi_{1}}}{\xi_{1}}=0.7869$; and $\xi_{2}=\frac{k_{2}}{2^{p^{2}}}=\frac{1}{2}, \delta_{2}=\frac{1-\varepsilon_{2}}{\xi_{2}}=0.7869$. In this case, $k_{1}=k$ and $k_{2}=k_{1}\left(1-\delta_{1}\right)$. Thus, about $80 \%$ of the registered vectors are


Fig. 8.2. Index generator implemented by the super hybrid method.


Fig. 8.3. Index generator implemented by the parallel sieve method.
implemented by $I G U_{1}$, about $16 \%$ of the registered vectors are implemented by $I G U_{2}$, and the remaining $4 \%$ of the registered vectors are implemented by the PLA.

By increasing the number of IGU's, we have the parallel sieve method, which is especially useful when the number of the registered vectors is very large [10].

Definition 8.3: The parallel sieve method is an implementation of an index generation function using the circuit consisting of multiple IGUs as shown in Fig. 8.3. $I G U_{i+1}$ is used to realize a part of the registered vectors not realized by $I G U_{1}, I G U_{2}, \ldots$, or $I G U_{i}$. The OR gate in the output combines the indices to form a single output. In the standard parallel sieve method, the number of inputs to the main memory is chosen as $p_{i}=\left\lceil\log _{2}\left(k_{i}+1\right)\right\rceil$, where $k_{i}$ denotes the number of registered vectors to be implemented by $I G U_{i}$, $I G U_{i+1}, \ldots$, and $I G U_{r}$.

## IX. Extension to Multiple-Valued Case

Index generation functions can be extended into multiplevalued input functions as follows:

Definition 9.1: A multi-valued input index generation function $f$ is a mapping $\{0,1, \ldots, r-1\}^{n} \rightarrow\{0,1, \ldots, k-1\}$.

Experimental results [20] suggest the following:
Conjecture 9.1: Consider a set of uniformly distributed incompletely specified $r$-valued input $n$-variable index gen-

TABLE 9.1
4-VALUED INPUT INDEX GENERATION FUNCTION.

| $x_{1}$ | $x_{2}$ | $x_{3}$ | $x_{4}$ | $x_{5}$ | $x_{6}$ | $x_{7}$ | $x_{8}$ | $f$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A$ | $A$ | $G$ | $A$ | $G$ | $C$ | $T$ | $A$ | 1 |
| $A$ | $A$ | $G$ | $C$ | $A$ | $C$ | $G$ | $C$ | 2 |
| $G$ | $A$ | $A$ | $G$ | $A$ | $T$ | $C$ | $A$ | 3 |
| $C$ | $T$ | $G$ | $G$ | $A$ | $G$ | $G$ | $G$ | 4 |
| $T$ | $A$ | $G$ | $G$ | $G$ | $A$ | $T$ | $A$ | 5 |
| $T$ | $A$ | $T$ | $G$ | $C$ | $C$ | $A$ | $G$ | 6 |
| $T$ | $G$ | $A$ | $C$ | $C$ | $G$ | $C$ | $G$ | 7 |



Fig. 9.1. Index generation unit for DNA matching.
eration functions with weight $k$. If

$$
p \geq 2 \log _{r} k-\log _{r} 4.158
$$

then more than $95 \%$ of the functions can be represented with $p$ variables.

Note that there exist functions that require more variables. However, the fraction of such functions approaches to 0.0 as $n$ increases.

Example 9.1: Deoxyribonucleic acid (DNA) contains the genetic instructions used in the development and functioning of all known living organisms. The four bases found in DNA are adenine (abbreviated A), cytosine (C), guanine (G) and thymine (T). To represent DNA, we use 4-valued logic. Consider the circuit to detect DNA patterns shown in Table 9.1. Since each pattern consists of 8 characters, a single-memory realization requires a memory with $2 \times 8=16$ inputs. Since, it has three outputs, the memory size is $2^{16} \times 3=192 \times 2^{10}$ bits. However, these patterns can be distinguished by using only two characters: $x_{4}$ and $x_{7}$. Fig. 9.1 shows the circuit to detect the DNA patterns. In Fig. 9.1, the total amount of memory is only $4^{2} \times 3+8 \times 6 \times 2=144$ bits.

## X. Related Work

The use of linear transformations in the logic design was first considered by Nechiporuk in 1958 [9]. Later, Lechner [7] presented an extensive survey of the methods, and Varma and Trachtenberg [24] showed the usefulness of the linear transformation for logic synthesis benchmark functions. In these design methods, the cost measure of the circuits was the gate count. And, autocorrelation was used to estimate
the cost of the function. Recently, linear transformation is considered in [6] to reduce circuit complexity. In these works, the methods seem to be effective for totally or partially symmetric functions, including adders. However, for other functions, linearization are not so effective. Reductions of the sizes of BDDs using linear transformations were considered in [8], [1], [5]. In these cases, the methods are useful for error-correcting circuits (C499, C1355, C1908) in addition to totally and partially symmetric functions including adders (C7552). In [15], the author presented a method to reduce the number of variables for incompletely specified function by linear transformation. In this case, the circuit is implemented by memories, and the cost measure is the memory size or the number of the variables for the main memory. Minimization of variables for multiple-valued index generation functions are also considered in [22].

## XI. Conclusions

In this paper, we introduced index generation functions, which have wide applications in pattern matching circuits for the Internet. We also presented a method to implement an index generation function using an IGU. Reduction of the number of variables using linear transformation is shown. To implement functions with many vectors, we developed the hybrid method, the super-hybrid method and the parallel sieve method. An extension to multiple-valued input case is also shown. This survey is based on [21].

## Acknowledgments

This research is partly supported by the MEXT Regional Innovation Cluster Program (Global Type, 2nd Stage). The author thanks Prof. Jon T. Butler, Dr. Hiroki Nakahara, and Mr. M. Matsuura for discussion. Prof. R. S. Stankovic provided us [9] and [23].

## References

[1] W. Gunther and R. Drechsler, "Efficient minimization and manipulation of linearly transformed binary decision diagrams," IEEE Transactions on Computers, vol.52. No. 9, pp.1196-1209, September, 2003.
[2] C. Halatsis and N. Gaitanis, "Irredundant normal forms and minimal dependence sets of a Boolean function," IEEE Transactions on Computers, Vol. C-27, No. 11, pp. 1064-1068, November, 1978.
[3] Y. Iguchi, T. Sasao, and M. Matsuura, "Design methods of radix converters using arithmetic decompositions," IEICE Trans. on Information and Systems, Vol. E90-D, No. 6, June 2007, pp. 905-914.
[4] Y. Kambayashi, "Logic design of programmable logic arrays," IEEE Trans. on Computers, Vol. C-28, No. 9, pp. 609-617, September 1979.
[5] M. G. Karpovsky, R. S. Stankovic, and J. T. Astola, "Reduction of sizes of decision diagrams by autocorrelation functions," IEEE Transactions on Computers, Vol. 52, No.5, pp. 592-606, May, 2003.
[6] O. Keren and I. Levin, "Linearization of multi-output logic functions by ordering of the autocorrelation values," FACTA UNIVERSITATIS (NIS), Vol. 20, no. 3, December 2007, pp. 479-498.
[7] R. J. Lechner, "Harmonic analysis of switching functions," in A. Mukhopadhyay (ed.), Recent Developments in Switching Theory, Academic Press, New York, 1971.
[8] C. Meinel, F. Somenzi, and T. Theobald, "Linear sifting of decision diagrams and its application in synthesis," IEEE Trans. CAD, vol. 19, no. 5, pp. 521-533, 2000.
[9] E. I. Nechiporuk, "On the synthesis of networks using linear transformations of variables," Dokl. AN SSSR, vol. 123, no. 4, pp. 610-612, Dec. 1958.
[10] H. Nakahara, T. Sasao, M. Matsuura, and Y. Kawamura, "A parallel sieve method for a virus scanning engine," 12th EUROMICRO Conference on Digital System Design, Architectures, Methods and Tools, Patras, Greece (DSD-2009), Aug. 2009, pp.809-816.
[11] T. Sasao, Switching Theory for Logic Synthesis, Kluwer Academic Publishers, 1999.
[12] T. Sasao, "On the number of dependent variables for incompletely specified multiple-valued functions," 30th International Symposium on Multiple-Valued Logic, pp. 91-97, Portland, Oregon, U.S.A., May 23-25, 2000.
[13] T. Sasao, "Radix converters: Complexity and implementation by LUT cascades," ISMVL-2005, pp. 256-263.
[14] T. Sasao, "Design methods for multiple-valued input address generators,"(invited paper) International Symposium on Multiple-Valued Logic (ISMVL-2006), Singapore, May 2006.
[15] T. Sasao, "A Design method of address generators using hash memories," IWLS-2006, Vail, Colorado, U.S.A, June 7-9, 2006, pp.102-109.
[16] T. Sasao and M. Matsuura, "An implementation of an address generator using hash memories," DSD-2007, Aug. 27-31, 2007, Lubeck, Germany, pp.69-76.
[17] T. Sasao, "On the number of variables to represent sparse logic functions," ICCAD-2008, San Jose, California, USA, Nov.10-13, 2008, pp. 45-51.
[18] T. Sasao, T. Nakamura, and M. Matsuura, "Representation of incompletely specified index generation functions using minimal number of compound variables," DSD-2009, Aug. 2009, pp.765-772.
[19] T. Sasao, M. Matsuura, and H. Nakahara, "A Realization of index generation functions using modules of uniform sizes," International Workshop on Logic and Synthesis (IWLS-2010), Irvine, California, June 11-13, 2010, pp.201-208.
[20] T. Sasao, "On the numbers of variables to represent multi-valued incompletely specified functions," 13th EUROMICRO Conference on Digital System Design, Architectures, Methods and Tools, Lille, France DSD-2010, Sept. 2010, pp.420-423.
[21] T. Sasao, Memory Based Logic Synthesis, Springer, 2011 (to be published).
[22] D. A. Simovici, D. Pletea, and R. Vetro, "Information-theoretical mining of determining sets for partially defined functions," ISMVL-2010, May 2010, pp.294-299.
[23] R. S. Stankovic and J. Astola (eds.) E.I. Nechiporuk, "Network synthesis by using linear transformation of variables," in Reprints from the Early Days of Information Sciences, Tampere International Center for Signal Processing, Tampere 2007.
[24] D. Varma and E. Trachtenberg, "Design automation tools for efficient implementation of logic functions by decomposition," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol.8, No.8, pp.901-916, 1989.

