AN APPLICATION OF MULTIPLE-VALUED LOGIC TO A DESIGN OF MASTERSLICE GATE ARRAY LSI

Tsutomu SASAO \*

Mathematical Science Department IBM T.J.Watson Research Center P.O.Box 218, Yorktown Heights, N.Y. 10598 \* On sabbatical from Department of Electronic Engineering, Osaka University Suita 565, Japan

Abstract

MACDAS(Multi-level AND-OR Circuit Design Automation System) is a system for the design of fan-in limited multi-level multi-output circuits: it is used for the design of masterslice LSI of NOR/OR gate arrays. In MACDAS, 1) a given expression is simplified; 2) the input variables are paired to form an expression of four-valued variables; 3) output phases are optimized; 4) the expression is minimized; 5) the expression is factored to solve fan-in limitation problem; 6) the expression is transformed into AND-OR multi-level circuit. Transformation into NOR/OR circuit is done by anothor system. MACDAS has been programmed in FORTRAN and statistical data has been obtained to demonstrate its efficiency in terms of gate counts.

### I. Introduction

As integration size of LSI increases, time and cost for the logic design increase rapidly. In the logical design of LSI, we have to obtain a circuit of gate (AND, OR, NOT etc.) level which satisfies desired specification. Now, in most logical design practice, circuits are designed manually and then their errors are detected by logic simulation. No practical automatic design method is known except for the circuits having regular structure such as two-level AND-OR circuits (Fig.1) or PLA's. However, two-level circuits are impractical for complex functions and PLA's are unsuitable for high speed applications.

Gate arrays are widely used for custom LSI design for their low development costs. They are faster than PLA's and can be used for high speed applications. In the gate arrays, each gate has fanin limitation. For example, if the gates in Fig.2(a) have maximum fan-in 3, 9-input gates must be realized as shown in Fig.2(b). We might design a circuit of Fig.1 and then replace each gate by ones shown in Fig.2(b). But, circuits designed in this way have too many gates. To solve this problem, factoring algorithms have been developled[1]-[2]. However, these methods are still impractical because most circuits designed by these methods (Fig.3) have too many gates compared with manually designed ones.

Design method in this paper use two-variable function generators (TVFG's). A TVFG generates all the function of one and two variables. When we use ECL technology, a TVFG can be realized as shown in Fig.4. Each gate is assumed to realize both NOR and OR outputs.

The design steps of MACDAS are as follows:

- 1) Pair the input variables to form variables of four-values.
- 2) Find a near optimal output phase assignment.
- 3) Minimize the expression of four-valued variables, and derive two-level AND-OR circuit with TVFG's (Fig.5).
- 4) Factor the expression and derive multi-level AND-OR circuit (Fig.6).
- 5) Expand TVFG's and replace each gate by NOR/OR gate (Fig.10).

Because MACDAS considers the properties of given function, it often produces better circuits than manually designed ones. MACDAS is an example of practical applications of multiple-valued logic for the design of binary LSI's. It is written in FORTRAN about 10k steps.

### II. Definitions and Basic Properties.

In this section, several definitions and basic properties are shown[3].

Definition 2.1: Let  $X=(x_1,x_2,\ldots,x_n)$ .  $X=(X_1,X_2,\ldots,X_n)$ ..., $X_r$ ) is a partition of X if  $\{X_1\} \cup \{X_2\} \cup \dots \cup \{X_r\} =$ {X}, where {X<sub>i</sub>}  $\cap$  {X<sub>j</sub>} =  $\phi$  (i \neq j), and {X<sub>i</sub>} \neq  $\phi$ . <u>Definition 2.2</u>: Let X=(x<sub>1</sub>, x<sub>2</sub>,..., x<sub>t</sub>), <u>a</u> $\in$  B<sup>t</sup>, and B={0,1}. X<sup><u>a</u></sup> = 1 (if X=<u>a</u>) and =0 (if X \neq <u>a</u>). Let S  $\subseteq$  B<sup>n</sup>.

 $X^{S} = \bigvee_{\substack{a_{1} \in S}} X^{a_{1}}$ . An arbitrary t-variable logic function

can be represented by a literal  $X^S$ .

<u>Theorem 2.1:</u> Let  $X = (X_1, X_2, \dots, X_r)$  be a partition of  $X=(x_1,x_2,\ldots,x_n)$ . An arbitrary logic function can be represented by the following expression:

$$f(x_1, x_2, \dots, x_r) = \bigvee_{(s_1, s_2, \dots, s_r)} x_1^{s_1} \cdot x_2^{s_2} \cdot \dots \cdot x_r^{s_r},$$

where  $S_{i} \subseteq B^{n_{i}}$  and  $n_{i}$  denotes the number of variables in X.

$$\frac{\text{Definition 2.3: Let } P_i = \{0, 1, \dots, p_i - 1\}}{n}$$

A function f:  $\stackrel{\times}{}_{i} P_{i} \rightarrow B$  is called <u>binary function</u>. i=1

Binary function is a generalization of two-valued logic function.



Fig.1 Two-level AND-OR circuit



Fig.2 Realization of 9-input gates



Fig.3 Multi-level AND-OR circuit









Fig. 5 Two-level AND-OR circuit with TVFG's

Theorem 2.2: An arbitrary binary function can be represented by (1.1), where  $S_1 \subseteq P_1$  and

 $S_{i} = 0 \quad (\text{if } X_{i} \notin S_{i}) \text{ and } = 1 \quad (\text{if } X_{i} \notin S_{i}).$ 

Binary functions can be represented by positional cubes.

Definition 2.4: A positional cubé of a term  $s_1 s_2 s_n$ 

$$a_0^1 \cdot a_1^1 \cdots a_{p_1-1}^1 - a_0^2 a_1^2 \cdots a_{p_2-1}^2 - \cdots - a_0^n a_1^n \cdots a_{p_n-1}^n$$

where  $a_{i}^{1} = 0$  (if  $j \notin S_{i}$ ) and = 1 (if  $j \notin S_{i}$ ).

A term and its cube are often used interchangeably.

Example 2.1: (a) When  $p_1 = p_2 = p_3 = 2$ . (Ordinary logic function).

Product term	Cube
$\overline{\mathbf{x}_1^0 \cdot \mathbf{x}_2^1 \cdot \mathbf{x}_3^1}$	10-01-01
$x_1^{\{0,1\}} \cdot x_2^0 \cdot x_3^0$	11-10-10
$x_1^{\{0,1\}} \cdot x_2^{\{0,1\}} x_3^{\{0,1\}} = 1$	11-11-11

(b) When  $p_1=2$ ,  $p_2=3$ , and  $p_3=4$ .

Product term	Cube
$\overline{\mathbf{x}_1^0 \cdot \mathbf{x}_2^1 \cdot \mathbf{x}_3^2}$	10-010-0010
$x_1^{\{0,1\}} \cdot x_2^2 \cdot x_3^{\{0,1,3\}}$	11-001-1101
$x_1^{\{0,1\}} x_2^{\{0,1,2\}} \cdot x_3^{\{0,1,2,3\}} = 1$	11-111-1111

<u>Theorem 2.3:</u> Let n=2r, and  $|X_i|=2$ . The circuit in Fig.5 realizes a function represented by (1.1).

(Proof) Each TVFG realizes an arbitrary

function  $X_{i}^{i}$  of two variables(i=1,2,...,r). AND

gates realize product terms, and the OR gate realizes logical sum. Hence, Fig.5 realizes (1.1). (Remark) In MACDAS, each variable X, consists

of two binary variables. The reason for this is as follows.

- 1) When  $|X_i| = 1$ , we have conventional two-level AND-OR circuits (Fig.1).
- 2) When  $|X_i| = 2$ , the number of distinct nonconstant functions is  $2^4 - 2 = 14$ . We can realize a TVFG by using 7 NOR/OR gates (Fig.4).
- 3) When |X| = 3, the number of distinct nonconstant functions is  $2^8$  -2=254, and we need too many gates to realize a three-variable function generator.

The realization of Fig.5 has the following features:

- 1) The number of gates and connections are smaller than a conventional two-level circuit (Fig.1).
- 2) The number of gates can be further reduced by considering the assignment of input variables to the TVFG's.

Theorem 2.4[3]: Let t(f) denote the number of product terms in a minimal sum-of-products expression in (1.1).

:  $t(f) \le 2^{n-2}$ ; For an arbitrary function with respect to  $\{X_i\}$  (i=1,...,r) : t(f)  $\leq 3^{r-1}$ ;  $: t(f) \le 2^{r-1}$ . For a parity function

where n=2r and  $|X_{i}|=2$ .

8-

s

An s-input AND gate is denoted by s-AND, and an s-input OR gate is denoted by s-OR.

Lemma 2.1: The number of s-AND's to realize an n-AND (n > s) is [(n+s-3)/(s-1)], where [x] denotes the integer part of x.

Example 2.2: Consider the number of AND/OR gates necessary to realize a parity function p of n-variables (n=2r).

- 1) When p is realized in the circuit structure of Fig.l.  $2^{n-1}$ 
  - n-AND gates .  $2^{n-1}$  -or:
  - 1 gate. 2) When each gate is realized by s-AND/OR's in Fig.1. n=1  $n\neq n=3$

s-AND : 
$$2^{n-1} \cdot [\frac{1+s-3}{s-1}]$$
 gates.  
s-OR :  $[\frac{2^{n-1}+s-3}{s-1}]$  gates.

- 3) When p is realized in the circuit structure of Fig.5. r-AND : 2<sup>r-1</sup> gates.

  - $2^{r-1}$  -OR: 1 gate.
- 4) When each gate is realized by s-AND/OR's in Fig.5. r-1 .r+s-3 .

s-AND : 
$$2^{-1} \cdot [\frac{2^{r-1}}{s-1}]$$
 gates.  
s-OR :  $[\frac{2^{r-1} + s-3}{s-1}]$  gates.

For n=10 and s=3, the above numbers are

1)	10-AND:	512	gates
	512-OR :	1	gate
2)	3-AND:	2560	gates
	3-OR :	256	gates
3)	5-AND:	16	gates
	16-OR :	1	gate
4)	3-AND:	32	gates
	3-0R :	8	gates

(End of the example)

From above example, it is clear that circuits using TVFG's require less gates than conventional ones for parity functions. In VI, it will be shown that circuits using TVFG's require less gates for randomly generated functions.

### III. Outline of the Design System

In this section, we briefly describe the outline of MACDAS.

Algorithm 3.1: MACDAS

- 1) Derive truth table from the given specification.
- 2) Obtain logical expressions of two-valued variables from the truth table. Minimize them.
- 3) Pair the input variables by considering the properties of the function (see Appendix).
- 4) Treat each paired variables as a four-valued one, and obtain expressions of four-valued variables.
- 5) Optimize the output phase assignment (see the next section).
- 6) Minimize the expressions of four-valued variables [4].



Fig.6 Multi-level AND-OR circuit with TVFG's



Fig.8 Multi-lvel realization of Two-bit Adder





Fig.? Two-level realization of Two-bit Adder

Fig. 9 Two-bit Adder





- 7) Partition the function by the output.
- Factor the expressions considering the fan-in of the gates[1]-[2].
- 9) Realize multi-level AND-OR circuit.
- Expand TVFG's, convert each gate by NOR/OR gate, and reduce inverters.
- \* Step 1) and 10) will be done in other systems[6][7].

Example 3.1: Let's design a two-bit adder:

$$\begin{array}{ccc} & \mathbf{x}_1 & \mathbf{x}_0 \\ \mathbf{x}_1 & \mathbf{y}_1 & \mathbf{y}_0 \\ \hline \mathbf{x}_2 & \mathbf{z}_1 & \mathbf{z}_0 \end{array}$$

- The truth table for the above adder is shown in Table 1.
- 2) Simplified expression of two-valued variables
   are:

$$z_{2} = x_{1}^{1} y_{1}^{1} \vee x_{1}^{1} x_{0}^{1} y_{0}^{1} \vee x_{0}^{1} y_{1}^{1} y_{0}^{1} ,$$

$$z_{1} = x_{1}^{1} x_{0}^{0} y_{1}^{0} \vee x_{1}^{1} y_{0}^{0} y_{1}^{0} \vee x_{1}^{0} x_{0}^{0} y_{1}^{1} \vee x_{1}^{0} y_{0}^{0} y_{1}^{1}$$

$$\vee x_{1}^{1} x_{0}^{1} y_{1}^{1} y_{0}^{1} \vee x_{1}^{0} x_{0}^{1} y_{1}^{0} y_{0}^{1} ,$$

$$z_{0} = x_{0}^{1} y_{0}^{0} \vee x_{0}^{0} y_{0}^{1} \qquad ----(3.1)$$

Table 2 is the cubical representation of above expressions. Fig.7 shows 3-AND/OR realization of (3.1). It contains 22 gates. By factoring (3.1), we have

$$z_{2} = x_{1}^{1}y_{1}^{1} \vee (x_{1}^{1} \vee y_{1}^{1})(x_{0}^{1}y_{0}^{1}),$$

$$z_{1} = (x_{1}^{1}y_{1}^{0})(x_{0}^{0} \vee y_{0}^{0}) \vee (x_{1}^{0}y_{1}^{1})(x_{0}^{0} \vee y_{0}^{0})$$

$$\vee (x_{1}^{0} \vee y_{1}^{1})(x_{1}^{1} \vee y_{1}^{0})(x_{0}^{1}y_{0}^{1}),$$

$$z_{0} = x_{0}^{1}y_{0}^{0} \vee x_{0}^{0}y_{0}^{1} ----(3.2)$$

Fig.8 shows the 3-AND/OR realization of (3.2). It contains 20 gates.

- 3) In the two-bit adder, the output functions are partially symmetric with respect to  $x_1$  and  $y_1$ , and  $x_0$  and  $y_0$ . So we partition  $X=(x_1, x_0, y_1, y_0)$  into  $X_1=(x_1, y_1)$  and  $X_2=(x_0, y_0)$ .
- By minimizing expressions of four-valued variables, we have

$$z_{2} = x_{1}^{11} \vee x_{1}^{\{01,10,11\}} x_{2}^{11} ,$$

$$z_{1} = x_{1}^{\{01,10\}} \cdot x_{2}^{\{00,01,10\}} \vee x_{1}^{\{00,11\}} \cdot x_{2}^{11} ,$$

$$z_{0} = x_{2}^{\{01,10\}} ----(3.3)$$
(whice a representation (4) of (3.3) is shown

Cubical representation [4] of (3.3) is shown in Table 3.

- 5) An optimal output phase can be obtained by Algorithm 4.1 (shown in the next section). In this case, it is  $X_3 = (\overline{z}_2 z_1 z_0)$ . The corresponding cubical representation is shown in Table 4.
- 6)---- 9) Fig.9 shows the AND/OR realization of this function.
- 10) By using type II TVFG's, converting each gate by NOR/OR, and reducing inverters, we have the circuit in Fig.10. Note that it contains only 14 gates.

### IV. Optimal Output Phase Assignment for

#### Multiple-output Function

When realizing a multiple-output function  $(f_0, f_1, \dots, f_{m-1})$ , we have the option to realize either f or  $\overline{f}_{i}$  for each output. This is because ECL gates have both NOR and OR outputs[5]. The optimal output phase assignment of multipleoutput function is to choose output phases which minimize the number of product terms. In the case of k-output functions, there are  $2^{k}$  different phase assignments. Because the exhaustive method requires 2<sup>k</sup> minimizations, an efficient heuristic method has been desired[4]. This section considers a method which obtains a good solution efficiently. Definition 4.1: An n-input m-output binary function is defined by  $f_i : P^n \rightarrow B$ , (i=0,1,...,m-1), P={0,1,...,p-1}. A positive phase characteristic function is difined as 
$$\begin{split} F_{p} &: P^{n} \times M \to B \text{, where } M = \{0, 1, \dots, 2m-1\}, \text{ and } \\ F_{p}(x_{1}, x_{2}, \dots, x_{n}, j) = f_{j}(x_{1}, x_{2}, \dots, x_{n}) \quad (j=0, 1, \dots, m-1) \end{split}$$
(j=m,...,2m-1) A negative phase characteristic function is defined as  $F_{N} : P^{n} \times M \rightarrow B$ , where  $F_{N}(x_{1}, x_{2}, \dots, x_{n}, j) = 0$ (j=0,1,...,m-1)  $=\overline{f}_{j-m}(x_1, x_2, ..., x_n)$  (j=m,...,2m-1) A double phase characteristic function is defined as  $F_{p}$  :  $P^{n} \times M \rightarrow B$ , where  $F_{p}(x_{1},x_{2},...,x_{n},j)=f_{i}(x_{i},x_{2},...,x_{n})$  (j=0,1,...,m-1)  $\underbrace{=\overline{f}_{j-m}(x_1,x_2,\ldots,x_n) \quad (j=m,\ldots,2m-1)}_{\text{Lemma 4.1:}} F_p, F_N, \text{ and } F_D \text{ can be represented by}$ the following expression:  $F(x_1, x_2, ..., x_n, y)$  $= \bigvee_{(S_1, S_2, \dots, S_n, R)} x_1^{S_1} x_2^{S_2} \dots x_n^{S_n} y^R ,$ where  $S_{ij} \subseteq P$  and  $R \subseteq M$ . Example 4.1: A positive phase characteristic function of two-bit adder in Example 3.1 is 0001-1111-100000 0111-0001-100000 0110-1110-010000 1001-0001-010000 L 1111-0110-001000 . A negative phase characteristic function is 1111-1001-000001
1000-1111-000100 F<sub>N</sub> = 0110-1110-000100 0110-0001-000010 1001-1110-000010 -

# Table 1 Truth table for

## two-bit adder

$x_1$	<i>х</i> о	<sup>y</sup> 1	y <sub>0</sub>	<sup>z</sup> 2	<sup>z</sup> 1	<sup>2</sup> 0
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	1	0
0	0	1	1	0	1	1
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	0	1	1
0	1	1	1	1	0	0
1	0	0	0	0	1	0
1	0	0	1	0	1	1
1	0	1	0	1	0	0
1	0	1	1	1	0	1
1	1	0	0	0	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	1
1	1	1	1	1	1	0



$x_1 x_0 y_1 y_0 z_2 z_1 z_0$
01-11-01-11-1 0 0
01-01-11-01-1 0 0
11-01-01-01-1 0 0
01-10-10-11-0 1 0
01-11-10-10-0 1 0
10-10-01-11-0 1 0
10-11-01-10-0 1 0
01-01-01-01-0 1 0
10-01-10-01-0 1 0
11-01-11-10-0 0 1
11-10-11-01-0 0 1

	Table	3	Cubical	representation
--	-------	---	---------	----------------

of	(3.	<u>3)</u>		
x <sub>1</sub>	x <sub>2</sub>	z 2	2 <sup>z</sup> 1	<sup>z</sup> 0
0001-	1111	-1	0	0
0111-	0001	-1	0	0
0110-	1110	-0	1	0
1001-	-0001	-0	1	0
1111-	-0110	-0	0	1

# Table 4

Cubical representation of

output phase optimized function.

_x_1	x2	z	2 <sup><b>z</b></sup> :	L <sup>z</sup> o
1000-	1111	-1	0	0
0110-	1110	-1	1	0
1001-	0001	-0	1	0
<u>1111-</u>	0110-	-0	0	1





A double phase characteristic function is

$$F_{D} = F_{P} \vee F_{N} \cdot F_{D} \text{ can be minimized to} \\ F_{D} \text{ be minimized to} \\ F_{D}^{\star} = \begin{cases} 0001-1111-100000 \\ 0110-1110-010100 \\ 1001-0001-100010 \\ 0110-0001-100010 \\ 1111-0110-001000 \\ 1001-1110-000100 \\ 1111-1001-000001 \end{cases}$$

Theorem 4.1[3]: To minimize the number of distinct product terms of the expression for the functions  $(f_0, f_1, \dots, f_{m-1})$ , it is sufficient to obtain a minimal sum-of-products expression for F. <u>Definition 4.2</u>: Let  $F_D^*$  be a minimal sum-ofproducts expression for  $F_D$ . A <u>connection matrix</u> G = { $g_{ij}$ } for  $F_D^*$  is the output part of  $F_D^*$ . g<sub>ii</sub> =1 iff j-th output of i-th cube is one.

Example 4.2: The connection matrix for  $F_{p}^{*}$  of Example 4.1 is

			100000	)	P <sub>1</sub>
			010100		P
			010000		P2
		J	100010	1	p,
G	=		001000	ſ	- 4 P=
			000100	1	- 5 P 2
			000010		- 0 P-7
			000001	)	- / Po
					~ X

Definition 4.3: Let G be a connection matrix. A covering function Q of  $G = \{g_{ij}\}$  is

$$Q(p_1, p_2, \dots, p_t) =$$
  
m-1 t t t t  
$$\{ \{ \land (p_i \lor \overline{g}_{ij}) \} \lor \{ \land (p_i \lor \overline{g}_{i,j+m}) \} \} .$$
  
$$j=0 \quad i=0 \qquad i=0$$

An assignment vector of a product p . p . . . . p al a2 as is defined as

$$\underline{g} = v$$
 ( $g_{10}, g_{11}, \dots, g_{1,(2m-1)}$ ),  
i

where  $i=a_1, a_2, \ldots, a_s$ .

Example 4.3: The covering function of G in Example 4.2 is

$$\begin{aligned} & Q(p_1, p_2, \dots, p_8) \\ &= (p_1 p_4 \lor p_2 p_6) \cdot (p_2 p_3 \lor p_4 p_7) \cdot (p_5 \lor p_8) \\ &= p_1 p_2 p_3 p_4 p_5 \lor p_1 p_2 p_3 p_4 p_8 \lor p_2 p_3 p_5 p_6 \lor p_2 p_3 p_6 p_8 \end{aligned}$$

$$^{\vee p} 1^{p} 4^{p} 5^{p} 7 \xrightarrow{\vee \cdot p} 1^{p} 4^{p} 7^{p} 8 \xrightarrow{\vee p} 2^{p} 4^{p} 5^{p} 6^{p} 7 \xrightarrow{\vee p} 2^{p} 4^{p} 6^{p} 7^{p} 8.$$

Algorithm 4.1: Near optimal output phase assignment for F.

- 1) Obtain the double phase characteristic function  $\boldsymbol{F}_{D},$  and minimize it.
- 2) Obtain a covering function Q, and expand it into product terms.
- 3) Find a product term  $p p a_1 a_2 \dots a_s$ , which has (near) minimal number of letters.

- 4) Obtain the output assignment vector  $\underline{g}^{=}(\underline{g}_{0}, \underline{g}_{1}, \dots, \underline{g}_{2m-1})$  for the product obtained in 3).
- 5) Obtain the output assignment  $\mathbf{F}^* = (\mathbf{f}_0^*, \mathbf{f}_1^*, \dots, \mathbf{f}_{m-1}^*),$ where

$$f_{i}^{\star} = \begin{cases} f_{i} & (if g_{i}=1) \\ f_{i} & (if g_{i}=0) \end{cases} \quad (i=0,1,\ldots,m-1)$$

 $\mathbf{F}^{*} = (\mathbf{f}_{0}^{*}, \mathbf{f}_{1}^{*}, \dots, \mathbf{f}_{m-1}^{*}) \text{ can be realized at most s}$ product terms, where F and s are obtained in Algorithm 4.1.

Example 4.4: In Example 4.3, the product term  $p_2 p_3 p_5 p_6$  has 4 letters and it is minimal. Subset of

 $F_D^*$  corresponding to  $P_2P_3P_5P_6$  is

	(0110-1110-010100)
C =	1001-0001-010000
	1111-0110-001000
	1000-1111-000100

So F can be realized at most 4 terms and the assignment vector for it is represented by 

$$\underline{g} = (0,1,0,1,0,0) \lor (0,1,0,0,0,0) \lor (0,0,1,0,0,0)$$
$$\lor (0,0,0,1,0,0)$$

Obtained output phase assignment is  $(\overline{f}_0 f_1 f_2)$ .

For the function which has don't cares, the step 1 of Algorithm 4.1 should be modified as follows:

1) Obtain double phase characteristic function  $F_{p}$ , and double phase don't care characteristic function  $H_{p}$  (Definition 4.4). Minimize  $F_{p}$  by using  $H_{p}$ .

Definition 4.4: Let an n-input m-output function  
$$h_i : B^n \rightarrow B$$
 (i=0,1,...,m-1) denote unspecified  
rt of the function: i.e., i-th function is undefined

iff h<sub>i</sub>=1. A don't care characteristic function is defined as H :  $B^n \times M \rightarrow B$ , where

$$H(x_1, x_2, \dots, x_n, j) = h_j(x_1, x_2, \dots, x_n)$$
 (j=0,1,...,m-1)

=0(j=m,...,2m-1) A double phase don't care characteristic function is defined as

$$H_{D} : B^{n} \times M \rightarrow B$$
, where

$$H_{D}(x_{1}, x_{2}, \dots, x_{n}, j) = h_{j}(x_{1}, x_{2}, \dots, x_{n}) \quad (j=0, 1, \dots, m-1)$$

$$j-m(x_1, x_2, \dots, x_n)$$
 ( $j=m, \dots, 2m-1$ )

Example 4.5: Consider the following 3-input 3-output function with don't cares:

	ן 10–10–10–100 (	
	10-10-01-100	(10-10-01-011)
	10-01-10-011	10-01-01-010
F =	<b>〈</b> 10-01-01-101	$DC = \{ 01 - 10 - 10 - 100 \}$
	01-10-10-011	01-10-01-001
	01-10-01-110	01-01-01-111
	01-01-10-001	

Source		Ordinary circu	its	Circuits using TVFG's		
(in/out/product)		Output phase	Output phase	Output phase	Output phase	
· · · ·		non-optimized	optimized	non-optimized	optimized	
		(Fig.1/Fig.3)	(Fig.1/Fig.3)	(Fig.5/Fig.6)	(Fig.5/Fig.6)	
ROM pattern	products	58	37	38	27	
(10/4/511)	gates	(226/132)	(176/114)	(87/73)	(50/48)	
ROM pattern	products	16	7	11	7	
(10/4/1024)	gates	(34/23)	(21/17)	(16/13)	(16/13)	
3-bit multiplier	products	31	31	21	19	
(6/6/49)	gates	(83/77)	(78/74)	(35/36)	(31/35)	
2-bit adder	products	11	9	5	4	
(4/3/15)	gates	(18/16)	(16/14)	(5/5)	(4/4)	
4-bit adder	products	75	61	17	14	
(8/5/255)	gates	(191/90)	(158/76)	(31/26)	(24/21)	

Table 5. Number of products and gates to realize various functions \*

\* These values do not count buffers, inverters, nor gates for TVFC's. Maximum fan-in of each gate is 3.

Source		Ordinary circuts	Circuits using TVFG's		
(in/out/product)		(Fig.1/Fig.3)	(Fig.5 /Fig.6)		
(10/1/128)	products	91	77		
(10/1/120)	gates	(447/266)	(192/152)		
(10/1/256)	products	132	104		
(10/1/250)	gates	(615/357)	(260/215)		
(10/1/368)	products	153	123		
	gates	(688/392)	(307/240)		
(10/1/256) (10/1/348) (10/1/512) (10/1/640)	products	161	123		
(10/1/512)	gates	(693/415)	(307/252)		
(10/1/6/0)	products	163	121		
(10/1/040)	gates	(647/383)	(302/260)		
(8/4/128)	products	88	77		
(0) +/ 120)	gates	(358/259)	(194/149)		
(8/4/256)	products	125	106		
(0, -, -, -, -, -, -, -, -, -, -, -, -, -,	gates	(477/357)	(265/214)		
(8/4/384)	products	143	123		
(+,,,,,)	gates	(519/391)	(305/252)		

											*
Table	6	Number	of	products	and	gates	for	randomly	generated	functions.	

\* These values do not count buffers, inverters, nor gates for TVFG's. Maximum fan-in of each gate is 3. 2)  $F_{D}$  is minimized to  $F_{D}^{*}$ .

$$\mathbf{F}_{\mathrm{D}}^{\star} = \begin{cases} 11-11-01-101000\\ 10-10-11-100011\\ 01-10-11-011000\\ 10-01-10-011100\\ 01-01-11-001110 \end{cases}$$

3) The connection matrix for  $F_{\text{D}}^{\star}$  is

$$G = \begin{cases} 101000\\ 100011\\ 011000\\ 011100\\ 001110 \end{cases} \begin{array}{c} p_{1}\\ p_{2}\\ p_{3}\\ p_{4}\\ p_{5} \end{cases}$$

- 4) The covering function Q is  $Q(p_1, p_2, \dots, p_5)$
- $=(p_{1}p_{2} \vee p_{4}p_{5}) \cdot (p_{3}p_{4} \vee p_{2}p_{5}) \cdot (p_{1}p_{3}p_{4}p_{5} \vee p_{2})$

$$= p_1 p_2 p_3 p_4 p_5 \lor p_1 p_2 p_3 p_4 \lor p_1 p_2 p_3 p_4 p_5 \lor p_1 p_2 p_5$$
  
$$\lor p_1 p_2 p_4 p_5 \lor p_2 p_2 p_4 p_5 \lor p_1 p_2 p_2 p_4 p_5 \lor p_2 p_4 p_5 \cdot$$

5) The product  $p_1 p_2 p_5$  has three letters. Subset of  $F_D^*$  corresponding to  $p_1 p_2 p_5$  is  $C = \begin{cases} 11-11-01-101000\\ 10-10-11-100011 \end{cases}$ 

 $C = \begin{cases} 10-10-11-100011 \\ 01-01-11-001110 \\ 0btained output phase is (f_0 \overline{f_1} \overline{f_2}). \end{cases}$ 

# V. Experimental Results

Table 5 shows the selected results for several practical functions. For each functions, four different realizations (Fig.1, Fig.3, Fig.5, and Fig.6) are compared. Maximum fan-in of each gate is assumed to 3.Each value does not count the number of buffers, inverters, nor gates for TVFG's.

Fig.11 shows the realization (type Fig.6) for the first function of Table 5. Manual design required 110 gates to realize this function. It took 56.4 sec. to minimize an expression of 511 terms into 58 terms, 1.1 sec. to assign the input variables to the decoders, 23 sec. to assign output phase and minimize it into 27 terms, 13 sec. to realize AND-OR multi-level circuit of 48 gates.

Besides the functions of Table 5, many practical functions were examimed. In the case of practical functions with many inputs and outputs, our program failed to obtain better output phase assignments than trivial ones. Table 6 shows the results for randomly generated functions. In the case of 4-output functions, all the (near) optimal output phase assignments were trivial.

### VI. Observation

Table 6 shows that even if the functions have no special properties, circuits using TVFG's require far less gates than ordinary ones. For example, to realize the first function of Table 6, Fig.3 realization requires 266 gates and 10 invertors; whereas Fig.6 realization requires only 152 gates and 7x5 25 setting for TWPOLE VS are some (266110) (152135)

=35 gates for TVFG's. We can save (266+10)-(152+35) =89 gates by using TVFG's.

The reason why the circuits with TVFG's require far less gates even for randomly generated functions can be considered as follows:

- 1) In the realization of Fig.3, fan-outs exist only in the inputs and outputs of inverters; whereas in the realization of Fig.6, fan-outs exist both inside and outputs of TVFG's.
- By using TVFG's, ECL gates display OR and NOR output capability as shown in Fig.lO. (No systematic design method for ECL logic circuits have been known except for the integer programming method[8]).
- 3) When the input variables are paired, the number of terms necessary to represent the function decreases about 10-30% for randomly generated functions[3].
- By using TVFG's, we can reduce fan-in of the gates inside the broken line of Fig.6.

### VII. Conclusion

Main results obtained are as follows:

- 1) Circuits with TVFG's usually require less gates than conventional ones.
- Circuits with TVFG's can be designed by using binary functions of 4-valued variables.
- Output phase optimized circuits often require less gates than non-optimized ones.
- Near optimal output phase assignments can be obtained by double phase characteristic functions.
- 5) MACDAS realizes good circuits. It often produces circuits having less gates than manually designed ones.

### Acknowledgment

The author wish to thank Prof. H.Terada for his encouragement and Mr. K. Ishikawa for his discussion and programming.

#### Rererences

- [1] S.Y.H.Su and C-W Nam, "Computer-aided synthesis of multiple-output multilevel NAND networks with fan-in and fan-out constraints," IEEE Trans. on Comput., vol.C-20, No.12, pp.1445-1455, Dec. 1971.
- [2] D.L.Dietmeyer, Logical Design of Digital Systems, Allyn and Bacon, 1971.
- [3] T. Sasao, "Multiple-valued decomposition of generalized Boolean functions and the complexity of programmable logic arrays," IEEE Trans. on Comput., vol.C-30, No.9, pp.635-643, Sept. 1981.
- Comput., vol.C-30, No.9, pp.635-643, Sept. 1981.
  [4] S.J.Hong.R.G.Cain, and D.L.Ostapko, "MINI: A heuristic approach for logic minimization," IBM J.Res. Deveolp., vol.18,pp.443-458, Sept. 1974.
- [5] R.J.Blumberg and S.Brenner, "A 1500 gate, random logic, large scale integration (LSI) masterslice," IEEE J. Solid-State Circuits, vol.SC-14, No.5, pp.818-822, Oct. 1979.
- [6] N.Kawato, T.Saito, F. Maruyama, and T.Uehara, "Design and verification of large scale computers by using DDL," 16th Design Automation Conference, pp.375-381, June 1979.
- [7] S. Nakamura et. al., "LORES-Logic reorganization system," 15th Design Automation Conference, pp. 250-260, June 1978.
- [8] C.R.Baugh, C.S.Chandersekaran, R.S.Swee, and S. Muroga, "Optimal networks of NOR-OR gates for functions of three variables," IEEE Trans. on Comput., vol.C-21, No.2, pp.153-160, Feb.1972.
- [9] K.Ishikawa, T. Sasao, and H.Terada, "An assignment method for programmable logic arrays with decoders, " (in Japanese) Trans. IECE Japan (to be published).

## Appendix

In this appendix, we briefly describe the details of the algorithms. We assume that n=2r.

### <u>AP.1 Near Optimal Assignment of Input Variables to</u> the TVFG's.

<u>Definition AP.1</u>: Let  $I=\{1,2,\ldots,n\}$  be the set of subscripts of variables in  $\{X\}$ . The partition of I which corresponds to the partition of  $\{X\}$  is denoted by  $\Pi$ . The number of terms in a minimal sum-of-products expression for f(X) under the partition  $\Pi$  is denoted by  $t(f:\Pi)$ .

<u>Definition AP.2</u>: Let an expression which represents  $f(x_1, x_2, ..., x_n)$  be P. The number of distinct terms which are obtained by deleting literals of x, and x, from P is denoted by q(i,j).

$$\begin{array}{c} \begin{array}{c} & \text{Example AP.1:} \\ \text{Example AP.1:} \\ \text{f} = x_1^0 x_2^0 x_3^1 x_4^0 & x_1^0 x_2^0 x_3^1 x_4^0 & x_1^1 x_2^0 x_3^0 x_4^1 & x_1^1 x_2^0 x_3^1 x_4^0 \\ \text{f} = x_1^0 x_2^0 x_3^0 x_4^0 & x_1^0 x_2^0 x_3^0 x_4^0 & x_1^1 x_2^0 x_3^0 x_4^0 \\ \text{f} = x_1^0 x_2^0 x_3^0 x_4^0 & x_1^0 x_2^0 x_3^0 x_4^0 & x_1^0 x_2^0 x_3^0 x_4^0 \\ \text{f} = x_1^0 x_2^0 x_3^0 x_4^0 & x_1^0 x_2^0 x_3^0 x_4^0 & x_1^0 x_2^0 x_3^0 x_4^0 \\ \text{f} = x_1^0 x_2^0 x_3^0 x_4^0 & x_1^0 x_2^0 x_3^0 x_4^0 & x_1^0 x_2^0 x_3^0 x_4^0 \\ \text{f} = x_1^0 x_2^0 x_3^0 x_4^0 & x_1^0 x_2^0 x_3^0 x_4^0 & x_1^0 x_2^0 x_3^0 x_4^0 \\ \text{f} = x_1^0 x_2^0 x_3^0 x_4^0 & x_1^0 x_2^0 x_3^0 x_4^0 & x_1^0 x_2^0 x_3^0 x_4^0 \\ \text{f} = x_1^0 x_2^0 x_3^0 x_4^0 & x_1^0 x_2^0 x_3^0 x_4^0 & x_1^0 x_2^0 x_3^0 x_4^0 \\ \text{f} = x_1^0 x_2^0 x_3^0 x_4^0 & x_1^0 x_2^0 x_3^0 x_4^0 & x_1^0 x_2^0 x_3^0 x_4^0 \\ \text{f} = x_1^0 x_2^0 x_3^0 x_4^0 & x_1^0 x_2^0 x_3^0 x_4^0 & x_1^0 x_2^0 x_3^0 x_4^0 \\ \text{f} = x_1^0 x_3^0 x_4^0 & x_1^0 x_3^0 x_4^0 & x_1^0 x_3^0 x_4^0 \\ \text{f} = x_1^0 x_3^0 x_4^0 & x_1^0 x_3^0 x_4^0 & x_1^0 x_3^0 x_4^0 \\ \text{f} = x_1^0 x_3^0 x_4^0 & x_1^0 x_3^0 x_4^0 & x_1^0 x_3^0 x_4^0 \\ \text{f} = x_1^0 x_3^0 x_4^0 & x_1^0 x_3^0 x_4^0 & x_1^0 x_3^0 x_4^0 \\ \text{f} = x_1^0 x_3^0 x_4^0 & x_1^0 x_4^0 & x_1^0 x_4^0 \\ \text{f} = x_1^0 x_4^0 x_4^0 x_4^0 x_4^0 & x_1^0 x_4^0 & x_1^0 x_4^0 \\ \text{f} = x_1^0 x_4^0 x_4^0 x_4^0 x_4^0 x_4^0 & x_1^0 x_4^0 \\ \text{f} = x_1^0 x_4^0 x_4^0 x_4^0 x_4^0 x_4^0 x_4^0 x_4^0 \\ \text{f} = x_1^0 x_4^0 x_4^0 x_4^0 x_4^0 x_4^0 x_4^0 x_4^0 x_4^0 x_4^0 \\ \text{f} = x_1^0 x_4^0 \\ \text{f} = x_1^0 x_4^0 x_4^0 x_4^0 x_4^0 x_4^0 x_4^0 x_4^0 x_4^0 x_4^0 \\ \text{f} = x_1^0 x_4^0 \\ \text{f} = x_1^0 x_4^0 x_4^$$

$$\sqrt{x_1^2 x_2^2 x_3^2 x_4^2}$$

The terms which are obtained by deleting the literals of  $\mathbf{x}_3$  and  $\mathbf{x}_4$  are

 $x_1^0 x_2^0$ ,  $x_1^1 x_2^1$ ,  $x_1^1 x_2^0$ ,  $x_1^1 x_2^0$ ,  $x_1^1 x_2^1$ . The number of distinct terms is 4. So, we have q(3,4)=4. Similarly, we have q(1,3)=q(2,4)=3, q(1,2)=q(1,4)=q(2,3)=4. Lemma AP.2: Let  $\Pi_{ij} = \{ [1], [2], \dots, [i, j], \dots, [n] \}.$ t(f:  $\Pi_{ij}$ )  $\leq q(i, j) \leq 2^{n-2}.$ 

t(f:  $\Pi_{ij}$ ) denotes the number of terms in a

minimal sum-of-products expression when x and x are paired to form a 4-valued variables.

The smaller  $t(f:\Pi_{ij})$ , the simpler the expression for f becomes. Because it takes much computation time to obtain  $t(f:\Pi_{ij})$ , we use an upper bound q(i,j)instead.

<u>Definition AP.3</u>: An assignment graph for an n-variable function  $f(x_1, x_2, ..., x_n)$  is a complete

graph satisfying the following conditions:

- 1) G has n nodes (n=2r).
- 2) The weight of the edge (i,j) is q(i,j). <u>Algorithm AP.1:</u>
- 1) Obtain a near minimal sum-of-products expression for f.
- 2) Obtain the assignment graph for f.
- Cover every node by disjoint edges so as to minimize the sum of the weights of the edges.
- Obtain the partition of the variables corresponding to the edges.
- Example AP.2: Consider the function in AP.1.
- 1) Given expression is minimal.
- 2) Fig.AP.1 shows the assignment graph for the function of Example AP.1.
- Edges (1,3) and (2,4) cover all the nodes of G. The sum of the weights is 3+3=6 and is the minimum.
- 4) The partition of X is  $X=(X_1, X_2)$ , where  $X_1=(x_1, x_3)$



Although Algorithm AP.1 is quite simple, it obtains good assinments which are on the average 10% better than trivial ones [9]. In Algorithm AP.1, most time are spent for obtaining a near minimal sum-of-products expressions: other time is relatively short.