obvious that X_2 should be preferred to X_3 since the X_2 result, whether positive or negative, will affect the class probabilities while X_3 cannot cause any change. In fact, assume that X_2 is tested and a positive result is obtained, then the class probabilities are transformed to

Class

$$c_1$$
 c_2
 c_3
 c_4
 $\pi^{(3)}$
 0.089
 0.727
 0.104
 0.080

The probability of error is still 0.2737. Parenthetically, let us note that if the Shannon information gain rule is used, feature X_2 will indeed be preferred, since its information gain is 0.038 versus information gain of 0 from X_3 .

V. APPLICATIONS

The concept of irrelevant features is of particular importance for problems where experts knowledge about the class structure is widely used. For this type of problems the following approach for model building and utilization is suggested.

Stage 1: Define the classes for the system under consideration. For each of these classes identify the features which are significant for the recognition of this class and estimate, either subjectively or by data, the corresponding conditional distribution. Store these data in List I.

Stage 2: Based on the information contained in List I, generate for each feature a list of the classes for which it is relevant and their corresponding probabilities. Call this list List II. For each single feature X_j , review this list and verify that all the relevant classes to this feature are included. In case that a relevant class, say c_i , is missing, revise the pattern of c_i in List I by adding X_j with its conditional probability to the pattern of c_i . Obviously List II is updated accordingly. This review may also suggest modification of subjective probabilities to obtain a proper proportion for the distribution of this feature over the relevant classes.

This approach is being used in the development of a computeraided medical decision system for emergency and critical care settings, and has been found to be very useful for improving subjectively characterized patterns of medical disorders.

This approach also provides us with an efficient computational tool. Once a feature is observed, its location in List II is addressed. The prior probabilities for its relevant classes are normalized, and the posterior probabilities are computed following (8) and (9) in Theorem 2. This way, instead of storing the whole pattern matrix we only store List II. The saving in storage is substantial when many irrelevance relationships exist. For instance, in a system for diagnosing infertility disorders in females (Schild, Gavish and Lunenfeld [5]; Ben-Bassat [3]), 68 classes (disorders) are characterized by a total of 188 features. However, for most of the classes in this system only 20 to 30 features are relevant, which implies a saving of 60–90 percent by using List II instead of the pattern matrix.

VI. SUMMARY

The concept of irrelevant features in Bayesian models for pattern recognition is introduced, and its mathematical meaning is explained. A technique for computing the conditional probabilities of irrelevant features, if necessary, is described. The effect of irrelevant features on feature selection in sequential classification is discussed and illustrated.

REFERENCES

- M. Ben-Bassat and S. Gal, "Properties and convergence of a posteriori probabilities in classification problems," *Pattern Recognition*, vol. 9, pp. 99-107, 1977.
- [2] —, "On the sensitivity probability of error rule for feature selection," *IEEE Trans. Comput.*, to be published.
- [3] —, "Decision analysis in medical prognosis," Ph.D. dissertation, Dep. Math. Sci., Tel Aviv Univ., Israel, Nov. 1975.
- [4] K. S. Fu, Sequential Methods in Pattern Recognition and Machine Learning. New York: Academic Press, 1968.
- [5] W. Schild, B. Gavish, and B. Lunenfeld, "Computer assisted medical diagnosis with an application to endocrinology," IBM Israel Scientific Cent., TRO14, 1974.

Realization of Minimum Circuits with Two-Input Conservative Logic Elements

TSUTOMU SASAO AND KOZO KINOSHITA

Abstract—This correspondence is concerned with the realization of logical functions by using two-input three-output conservative logic elements (CLE's) called I_B .

A conservative logic element is a multiple-output logic element whose number of "1's" of the input is equal to that of the corresponding output, and whose fan out of each output terminal is restricted to one. In order to realize arbitrary functions, it is necessary to use constant-supplying elements C_1 's. The minimum circuit is a circuit which consists of minimum number of C_1 's and minimum number of I_B elements. In this correspondence, we give lower bounds on the number of I_B elements in the circuit and two minimum decomposition theorems. These results are useful for the verification of the minimality of a given circuit and for the realization of minimum circuits. Several examples illustrate this.

Index Terms—Conservative logic elements (CLE's), logic design, logic minimization, magnetic bubble logic, switching theory.

I. INTRODUCTION

A conservative logic element (CLE) is a multiple-output logic element whose weight of an input vector is equal to that of the corresponding output vector [1]-[3]. In [4], we have shown that not only magnetic bubble logic elements, but also fluid logic elements, transfer relays, current-mode logic elements without power sources, and so on are all CLE's. In order to realize an arbitrary function, it is necessary to use constant-supplying elements (CSE's). A C_1 supplies a constant "1" and a C_0 supplies a constant "0." Both a C_1 and a C_0 are called CSE's. It is assumed that the fanout of each output of a CLE or a CSE is one. In the case of magnetic bubble logic elements, the C_1 corresponds to a magnetic bubble generator and the C_0 corresponds to connecting nothing. In the case of current-mode logic element, the C_1 corresponds to a constant current source and the C_0 corresponds to connecting nothing.

In [8], we have considered the universality of two-input CLE in relation to the number of C_1 's. The I_B element shown in Fig. 1 is a two-input three-output CLE and it has been shown that any logic

Manuscript received May 28, 1976; revised May 28, 1977.

The authors are with the Department of Electronic Engineering, Osaka University, Osaka, Japan.

e[M, ,5] Fig. 1. In element

function can be realized by I_B elements and at most two C_1 's. A minimum circuit is a circuit which consists of minimum number of C_1 's and minimum number of I_B elements.

In [5], [6], and [8], we have shown that the minimum circuit of most function have the characteristic circuit structure called "1-4 form." Examples of the 1-4 form are shown in Figs. 2, 7, 8, and 10.

In this correspondence, we derive some properties of minimum circuits. These results are useful for the realization of minimum circuits. In Section II, we give some definitions and summarize previous works. In Section III, first we give lower bounds on the number of elements in minimum circuits. These bounds are useful for the verification of the minimality of a given circuit. Second, we give two minimum decomposition theorems. These theorems show that a minimum circuit can be obtained by realizing a minimum circuit of fewer variables in some cases.

II. DEFINITIONS AND BASIC PROPERTIES

In this section, we give some definitions and summarize results of previous work [8]. f(X) denotes *n*-variable function $f(x_1, x_2)$ x_2, \cdots, x_n).

Definition 2.1:

1) A function f(X) is said to be the g_{11} function if $f(0, 0, \dots, n)$ 0) = 1. A set of g_{11} functions is denoted by G_{11} .

2) A function f(X) is said to be the g_2 function if $f \notin G_{11}$ and there exist no x_i such that $f(X) = x_i \cdot g(X \setminus i)$, where $g(X \setminus i)$ represents a function of a set of variables X except x_i . A set of g_2 functions is denoted by G_2 .

3) A function f(X) is said to be the g_{12} function if there exists an x_i such that $f(X) = x_i \cdot g(X \setminus i)$ and $g(X \setminus i) \in G_2$. A set of g_{12} functions is denoted by G_{12} .

4) A function f(X) is said to be the g_{01} function if there exists an x_i such that $f(X) = x_i \cdot g(X \mid i)$ and $g(X \mid i) \in G_{11}$. A set of g_{01} functions is denoted by G_{01} .

5) A function f(X) is said to be the g_{02} function if there exist x_i and x_j such that $f(X) = x_i \cdot x_j \cdot g(X \mid i, j)$ or if $f(X) \equiv 0$. A set of g_{02} functions is denoted by G_{02} .

Any function belongs to exactly one of the above five sets (see Fig. 3).

Definition 2.2: A set of circuits which consist of I_B elements and k or less than k C_1 's is denoted by $\{I_B: k\}$. A set of functions which can be realized by the circuit in $\{I_B:k\}$ is denoted by $[I_B:k]$.

The next theorem shows the necessary and sufficient number of C_1 's to realize a given function.

Theorem 2.1: If $f \in G_{01} \cup G_{02}$ then $f \in [I_B:0]$. If $f \in G_{11} \cup G_{12}$ then $f \in [I_B:1]$ and $f \notin [I_B:0]$. If $f \in G_2$ then $f \in [I_B:2]$ and $f \notin [I_B:1]$ and $f \notin [I_B:0]$.

Definition 2.3: A circuit which realizes a function f with $m I_B$ elements and minimum number of C_1 's is denoted by $R_m(f)$. $R_m(f)$ is said to be minimum if there is no $R_s(f)$ such that s < m.

Definition 2.4: For a I_B element, the input lines and output lines are denoted as shown in Fig. 1. $l[M_i, 1]$ is said to be the immediate predecessor of $l[M_i, 3]$ and $l[M_i, 4]$. $l[M_i, 2]$ is said to be the immediate predecessor of $l[M_i, 5]$. The function corresponding to line l_i is denoted by $f(l_i)$. For simplicity, $f(l[M_i, j])$ is denoted by $f(M_i, j)$.

Definition 2.5: Let P: l_0, l_1, \dots, l_m be a sequence of lines in a circuit. P is called a path if l_{i-1} is the immediate predecessor of l_i



Fig. 2. A typical example of the 1-4 form



Fig. 3. Classification of functions.

for $i = 1, 2, \dots, m - 1$. Especially when l_0 is an input line and l_m is an output line of the circuit, P is called the I-O path. A path P is said to have 1-4 form if all lines $l[M_i, 1]$ and $l[M_i, 4]$ are included in the path for all elements M_i which are connected to the lines in P. The circuit is said to have the 1-4 form if the I-O path has the 1-4 form.

Lemma 2.1: Let l_0, l_1, \dots, l_p be a path of a circuit. Then

$$f(l_0) \supseteq f(l_1) \supseteq \cdots \supseteq f(l_p).$$

The next theorem shows that minimum circuit of most functions have the characteristic circuit structure called 1-4 form.

Theorem 2.2: Let $R_m(f)$ be a minimum circuit. $R_m(f)$ has the 1-4 form if and only if $f \notin G_{02}$.

Definition 2.6: Either the variable or the C_1 which is connected to the input line of a path is said to be the source of the path.

By Theorems 2.1 and 2.2, and Lemma 2.1, the following theorem is obtained.

Theorem 2.3: In a minimum circuit $R_m(f)$, the source of the I-O path is C_1 if $f \in G_{11} \cup G_2$, or x_i if $f \in G_{01} \cup G_{12}$ and $(X) = x_i \cdot g(X \mid i).$

Lemma 2.2: Let $R_m(g(X \setminus i))$ be a minimum circuit and $g(X \setminus i) \in$ $G_{11} \cup G_2$. If the source of the I-O path is replaced by a variable x_i , then a minimum circuit $R'_m(f)$ which realizes the function $f(X) = x_i \cdot g(X \mid i)$ is obtained.

Proof: Similar to Lemma 5.6 of [8]. Q.E.D.

Theorem 2.3 and Lemma 2.2 imply that if $f(X) \in G_{01} \cup G_{12}$ and $f(X) = x_i g(X \mid i)$, then a minimum circuit of f(X) can be obtained by the minimum circuit of $g(X \mid i) \in G_{11} \cup G_2$.

III. REALIZATION OF MINIMUM CIRCUITS

In this section, first we give some lower bounds on the number of elements in a circuit. These bounds are useful for the verification for the minimality of a given circuit.

The number of elements in the I-O path of $R_m(f)$ is denoted by $L(R_m(f))$.

Lemma 3.1: In a minimum circuit $R_m(f)$, if $f \in G_2$ then $L(R_m(f)) \ge 2$.

Proof: $f \in G_2$ implies $f \in G_{11}$. Since the source of the I-O path is C_1 and $R_m(f)$ has the 1-4 form, if $L(R_m(f)) = 1$ then the circuit must be in the form shown in Fig. 4. But to realize $f \in G_2$, it requires two C_1 's. This contradicts the condition of $R_m(f)$. O.E.D.

Lemma 3.2: In a minimum circuit $R_m(f)$, if $f \in G_{11}$ then $L(R_m(f)) \ge k$, where

$$k = \sum_{i=1}^{n} \overline{f(e_i)}$$
 and $e_i = (0, 0, \dots, 0, 1, 0, \dots, 0)$.

Proof: Since the source of the I-O path is C_1 and $R_m(f)$ has 1-4 form, f can be represented as $f = \overline{g}_1 \cdot \overline{g}_2 \cdots \overline{g}_p$ or $\overline{f} = g_1 \vee g_2 \vee \cdots \vee g_p$, where $g_1, \underline{g_2}, \cdots, g_p$ correspond to the functions shown in Fig. 2. When $\overline{f(e_i)} = 1$, at least one g_t in $\{g_1, g_2, \cdots, g_p\}$ becomes to "1." $g_t \notin G_{11} \cup G_2$, because if not so it contradicts the definition of $R_m(f)$. So g_t can be written in a form $g_t = x_t h(X \setminus i)$ such that $h(X \setminus i) \in G_{11}$. If $\overline{f(e_i)} = \overline{f(e_j)} = 1$ $(i \neq j)$, then there exist two functions such that $g_{t_1} = x_t h_1(X \setminus i)$ and $g_{t_2} = x_j h_2(X \setminus j)$ in $\{g_1, g_2, \cdots, g_p\}$. Therefore $p \ge k$. Q.E.D.

Lemma 3.3: In a minimum circuit $R_m(f)$, if $f \in G_{11}$ satisfies the conditions 1) and 2), then $L(R_m(f)) \ge {}_n C_2$.

1) f = 1 when exactly one input is "1."

2) f = 0 when exactly two inputs are "1."

Proof: Since $f \in G_{11}$, $R_m(f)$ has the 1-4 form and the source of the I-O path is C_1 . Similar to Lemma 3.2, \overline{f} is represented as $\overline{f} = g_1 \lor g_2 \lor \cdots \lor g_p$. Conditions 1) and 2) imply that some of g_k 's can be written as $g_{ij} = x_i x_j h(X \setminus i, j)$ such that $h(X \setminus i, j) \in G_{11}$. Condition 2) also implies that $\{g_1, g_2, \cdots, g_p\}$ includes all g_{ij} for all pairs of input variables. Therefore $p \ge {}_nC_2$. Q.E.D.

Lemma 3.4: In a minimum circuit $R_m(f)$, if $f \notin G_{02}$ then $l[M_i, 2]$ of the element M_i in the I-O path is not connected to $l[M_j, 5]$ of other elements M_i .

Proof: Suppose that $l[M_j, 5]$ is connected to $l[M_i, 2]$. As $f \notin G_{02}$, $R_m(f)$ has the 1-4 form and $l[M_i, 4]$ is in the I-O path. $f(M_j, 2) = 0$ implies $f(M_j, 3) = 0$, and $f(M_j, 2) = 1$ implies $f(M_i, 4) = 0$ and f(X) = 0 independently of values of $f(M_j, 3)$ and $f(M_j, 4)$. So M_j can be replaced by two lines as shown in Fig. 5(b) without changing the output function. This contradicts that $R_m(f)$ is minimum. Q.E.D.

Lemma 3.5: Let $R_m(f)$ be a minimum circuit and $f \in G_{11}$. If f cannot be written in a form $f = \overline{x}_i g(X \setminus i)$ then $m \ge 2p$, where $p = L(R_m(f))$.

Proof: Let M_i be an element in the I-O path. By Lemma 3.4, $l[M_i, 2]$ is connected to either $l[M_j, 3]$ or $l[M_j, 4]$ or a variable. Since $R_m(f)$ has the 1-4 form, if both $l[M_j, 3]$ and $l[M_j, 4]$ are connected to the elements in the I-O path, then it can be represented as Fig. 6. By Lemma 2.1, f(X) can be written as $f(X) = \overline{f(M_j, 3)} \cdot \overline{f(M_j, 4)}h$. Note that $\overline{f(M_j, 3)} \cdot \overline{f(M_j, 4)} = \overline{f(M_j, 1)}$. M_j can be replaced by two lines shown in Fig. 5(b) without changing the output function. Therefore, the second terminal of each element in the I-O path is connected to a different element or a variable. If $l[M_i, 2]$ is connected to a variable x_j , then f(X) can be written in a form $f(X) = \overline{x}_j h(X \setminus j)$ and this contradicts the assumption. Therefore $m \ge 2p$. Q.E.D.

Example 3.1: Let $R_m(f)$ be a minimum circuit of $f = \overline{x}_1 \overline{x}_2 \overline{x}_3 \lor x_2 x_3$. As $f \in G_{11}$ and $\overline{f(e_i)} + \overline{f(e_2)} + \overline{f(e_3)} = 3$, $L(R_m(f)) \ge 3$ by Lemma 3.2. As f(X) cannot be written in a form $f(X) = \overline{x}_i \cdot g(X \setminus i)$, $m \ge 6$ by Lemma 3.5. f(X) can be realized as Fig. 7 with 6 elements, so it is minimum.











Fig. 7. Realization of $f = \bar{x}_1 \cdot \bar{x}_2 \cdot \bar{x}_3 \lor x_2 \cdot x_3$.

Example 3.2: Let $R_m(f)$ be a minimum circuit of $f = \overline{x_1 \cdot x_2} \cdot \overline{x_1 \cdot x_3} \cdot \overline{x_1 \cdot x_4} \cdot \overline{x_2 \cdot x_3} \cdot \overline{x_2 \cdot x_4} \cdot \overline{x_3 \cdot x_4}$. As f satisfies the conditions of Lemma 3.3, $L(R_m(f)) \ge 6$. As f(X) cannot be written in a form $f(X) = \overline{x_i} \cdot g(X \setminus j), m \ge 12$ by Lemma 3.5. Therefore, the circuit shown in Fig. 8 is minimum.

These lemmas stated above give lower bounds on $L(R_m(f))$ such that $f \in G_{11}$. The next lemma gives an upper bound on $L(R_m(f))$ such that $f \in G_{11} \cup G_2$.

Lemma 3.6: In a minimum circuit $R_m(f)$, if $f \in G_{11} \cup G_2$ then

$$L(R_m(f)) \le \sum_{a_i \in B^n} \overline{f(a_i)}, \quad \text{where } B = \{0, 1\}.$$

Proof: As $f \in G_{11} \cup G_2$, $R_m(f)$ has the 1-4 form. Similar to Lemma 3.2, \overline{f} can be written as $\overline{f} = g_1 \vee g_2 \vee \cdots \vee g_p$. Let the minterm expansion of \overline{f} be $\overline{f} = m_{i_1} \vee m_{i_2} \vee \cdots \vee m_{i_k}$. For any $g_s \in \{g_1, g_2, \cdots, g_p\}$, there exists m_{i_j} such that $m_{i_j} \subset g_s$ and $m_{i_j} \notin (g_1 \vee g_2 \vee \cdots \vee g_{s-1} \vee g_{s+1} \vee \cdots \vee g_p)$. Otherwise, $(g_1 \vee g_2 \vee \cdots \vee g_{s-1} \vee g_{s+1} \vee g_s) \supset g_s$, which means that the element of the I-O path whose line is connected to g_s can be omitted. It is clear that different g_s 's correspond to different m_{i_j} 's. Therefore $k \ge p$. Q.E.D.

Example 3.3: Let $R_m(f)$ be a minimum circuit of $f = x_1 x_2 \lor x_2 x_3 \lor x_3 x_1 \lor \overline{x}_1 \overline{x}_2 \overline{x}_3$. As $f \in G_{11}$ and $\overline{f(e_1)} + \overline{f(e_2)} + \overline{f(e_3)} = 3$, $L(R_m(f)) \ge 3$ by Lemma 3.2. On the other hand, $\sum_{a_i \in B^m} \overline{f(a_i)} = 3$, so $L(R_m(f)) \le 3$ by Lemma 3.6. Therefore, $L(R_m(f)) = 3$.

The next two theorems show that some minimum circuits can be obtained by realizing circuits of fewer variables. These two theorems are called minimum decomposition theorems.

Theorem 3.1: If f can be written in a form $f(X) = g(x_i \bar{x}_j, X \setminus i, j)$, then a minimum circuit for f can be obtained from the minimum circuit of $g(u, X \setminus i, j)$ as shown in Fig. 9.



Fig. 8. Realization of $f = \overline{x_1 \cdot x_2} \cdot \overline{x_1 \cdot x_3} \cdot \overline{x_1 \cdot x_4} \cdot \overline{x_2 \cdot x_3} \cdot \overline{x_2 \cdot x_4} \cdot \overline{x_3} \cdot x_4$



Fig. 9. Realization of $f(X) = g(x_i \bar{x}_j, X | i, j)$.

Proof: Let $R_m(f)$ and $C_s(g)$ be minimum circuits. By setting $x_i = 0$ in $R_m(f)$, the element which is connected to x_i can be removed, and the circuit $R'_{m-1}(g)$ which realizes $g(x_i, X \setminus i, j)$ can be obtained. By modifying $C_s(g)$ as shown in Fig. 9, a circuit $C'_{s+1}(f)$ which realizes f can be obtained. Since $R_m(f)$ and $C_s(g)$ are minimum circuits, $s + 1 \ge m$ and $m - 1 \ge s$. Thus m = s + 1: Therefore C'_{s+1} is minimum. O.E.D.

Theorem 3.2: If f can be written in a form $f(X) = \bar{x}_i g(X \setminus j)$ such that $g(X \setminus j) \in G_{11} \cup G_2$, then a minimum circuit can be obtained from the circuit of $g(X \setminus j)$ as shown in Fig. 9 by setting $x_i = 1$.

Proof: Note that f can be written as $f(X) = (1 \cdot \bar{x}_i)g(X \setminus j)$. The proof is similar to Theorem 3.1. Q.E.D. Example 3.4: A function

$$f = \overline{x}_6 \cdot \left((\overline{x}_1 \lor x_2) x_3 \cdot x_4 \cdot \overline{x}_5 \lor \overline{x}_1 \cdot \overline{x}_2 \cdot \overline{x}_3 \cdot (\overline{x}_4 \lor x_5) \right)$$

can be written as $f = \overline{x}_6 \cdot g(x_1, x_2, x_3, u)$, where $g(x_1, x_2, x_3, u) = (\overline{x}_1 \vee x_2) \cdot x_3 \cdot u \vee \overline{x}_1 \cdot \overline{x}_2 \cdot \overline{x}_3 \cdot \overline{u}$ and $u = x_4 \cdot \overline{x}_5$. First, realize a minimum circuit $R_s(g)$: As $g \in G_{11}$ and $\overline{g(e_1)} + \overline{g(e_2)} + \overline{g(e_2)}$ $g(e_3) + g(e_4) = 4$, $L(R_s(g)) \ge 4$. As g cannot be written in a form $g = \bar{x}_i \cdot g'(X \mid i), s \ge 8$. Therefore, the circuit of the inside of the broken line in Fig. 10 is a minimum circuit. Second, realize a minimum circuit of f by using $R_s(g)$. The circuit in Fig. 10 is minimum by Theorems 3.1 and 3.2.

IV. CONCLUSION

In this correspondence, lower bounds on the number of the I_{B} elements of a minimum circuit, and two minimum decomposition theorems are obtained. The results of this correspondence are useful for the verification of minimality of a given circuit and for the realization of minimum circuits.

In the case of three-variable functions, a minimum circuit for each function was obtained [5], [7]. It is well known that the 256 logic functions of three-variable can be partitioned into 80 equivalence classes. Two functions are equivalent if and only if one can be obtained from the other by a permutation of the input variables [9]. Only four of the 80 three-variable functions belong to



Fig. 10. Realization of $f = \overline{x}_6 \cdot ((\overline{x}_1 \lor x_2)x_3 \cdot x_4 \cdot \overline{x}_5 \lor \overline{x}_1 \cdot \overline{x}_2 \cdot \overline{x}_3 \cdot (\overline{x}_4 \lor x_5))$

 G_{02} : 0, $x_1 \cdot x_2$, $x_1 \cdot x_2 \cdot x_3$, and $x_1 \cdot x_2 \cdot \overline{x}_3$. And minimum circuits for these functions can be easily obtained. Eight of the 80 three-variable functions belong to $G_{01} \cup G_{12}$. By Lemma 2.2, minimum circuits for these functions are obtained by the minimum circuits for corresponding G_{11} or G_2 functions. And the rest of the functions belongs to $G_{11} \cup G_2$. By using results of this paper, the minimality of circuits for 42 of the 80 three-variable functions could be verified. The minimality of the circuits for the other functions were verified by using the assistance of computers.

ACKNOWLEDGMENT

The authors wish to acknowledge the support and encouragement of Prof. H. Ozaki of Osaka University, Osaka, Japan.

REFERENCES

- [1] R. M. Sandfort and E. R. Burke, "Logical function for magnetic bubble device," IEEE Trans. Magnet. (1971 INTERMAG Issue), vol. MAG-7, pp. 358-361, Sept. 1971.
- [2] R. C. Minnick, P. T. Bailey, R. M. Sandfort, and W. L. Semon, "Magnetic bubble logic," in Proc. 1972 WESCON, 1972.
- [3] "Magnetic bubble computer systems," in 1972 Fall Joint Comput. Conf., AFIPS Conf. Proc., vol. 41. Montvale, NJ: AFIPS Press, 1972, pp. 1279-1298.
- [4] T. Sasao and K. Kinoshita, "Conservative logic elements and their applications: Logic elements without power sources" (in Japanese), in IECE Papers of Tech. Group Electron. Comput., Japan, EC 74-40, Nov. 1974.
- [5] "A minimum form of magnetic bubble logical networks" (in Japanese), ibid., EC 72-61, Mar. 1973.
- "Minimal logical circuits by using magnetic bubble logic elements" (in [6] Japanese), Trans. Inst. Electron. Commun. Eng. Japan, vol. 57-D, pp. 479-486, Aug. 1974.
- "A catalog of magnetic bubble logical circuits for three-variable logical [7] functions," Osaka Univ., Osaka, Japan, Tech. Rep., pp. 133-140, Mar. 1974.
- [8] K. Kinoshita, T. Sasao, and J. Matsuda, "On magnetic bubble logic circuits," IEEE Trans. Comput., vol. C-25, pp. 247-253, Mar. 1976.
- L. Hellerman, "A catalog of three-variable or-invert and and-invert logical [9] circuits," IEEE Trans. Electron. Comput., vol. EC-12, pp. 198-223, June 1963.
- [10] T. Sasao and K. Kinoshita, "On conservative logic elements: Logic elements without power source," IEEE Comput. Soc. Repository."

¹ Reference [10] is an English translation of [4].