Programmable Numerical Function Generators for Two-Variable Functions

Shinobu Nagayama
Dept. of Computer and
Network Engineering,
Hiroshima City University,
Hiroshima 731-3194, Japan

Jon T. Butler
Dept. of Electrical and
Computer Engineering,
Naval Postgraduate School,
CA 93943-5121, USA

Tsutomu Sasao
Dept. of Computer Science
and Electronics,
Kyushu Institute of Technology,
Iizuka 820-8502, Japan

Abstract

This paper proposes a design method and programmable architectures for numerical function generators (NFGs) of two-variable functions. To realize a two-variable function in hardware, we partition a given domain of the given function into segments, and approximate the function by a polynomial in each segment. This paper introduces two planar segmentation algorithms that efficiently partition a domain of a two-variable function. This paper also introduces two architectures that can realize a wide range of two-variable functions. Our architectures allow a systematic design of two-variable functions. FPGA implementation results show that, for a complicated function, our NFG achieves 58% of memory size and 39% of delay time of a circuit designed using one-variable NFGs.

1. Introduction

The ability to compute numerical functions at a high speed is important in many applications, including 3D computer graphics and digital signal processing [11]. However, most existing methods are intended only for one-variable functions [4, 9, 13–16], and only a few methods exist for multi-variable functions [5, 6, 17]. Since these papers [5, 6, 17] present hardware dedicated to specific functions, different functions need different design methods. As far as we know, systematic design method for generic multi-variable functions has never been presented.

A straightforward design method for arbitrary multi-variable function is to use a single memory in which the address is a combination of values of variables and the content of that address is the corresponding value of function. This method is fast, but requires a \(2^m\)-word memory to implement an \(m\)-variable function with \(n\) bits for each variable. Even for small \(m\) and \(n\), this method is impractical because of large memory size.

To produce a practical implementation, multi-variable functions are often designed using combination of one-variable function generators, multipliers, and adders [5, 6]. This design method reduces the required memory size. However, depending on the function implemented, it can produce a slow implementation because of its complicated hardware architecture. Also, complicated hardware architecture makes error analysis harder. That is, guaranteeing output accuracy becomes harder.

This paper proposes a systematic design method for two-variable functions. Since our design method is based on a piecewise polynomial approximation, hardware architectures are simple even for complicated functions. To approximate a given function using piecewise polynomials, this paper introduces two planar segmentation algorithms that partition a given domain of two-variable function efficiently. This paper also introduces two programmable architectures that can realize a wide range of two-variable functions.

The rest of this paper is organized as follows: Section 2 introduces a number representation and the decision diagrams used in this paper. Section 3 presents two planar segmentation algorithms. Section 4 presents two architectures for two-variable functions. Section 5 evaluates performance of our segmentation algorithms and architectures for specific two-variable functions. And, Section 6 concludes the paper. Error analysis for our NFGs is omitted because it is the almost same as [12, 15].

2. Preliminaries

2.1. Number Representation and Errors

**Definition 1** A value \(X\) represented by the **binary fixed-point representation** is denoted by

\[
X = (x_{l-1} x_{l-2} \ldots x_1 x_0 . x_{-1} x_{-2} \ldots x_{-m}),
\]

where \(x_i \in \{0, 1\}\), \(l\) is the number of bits in the integer part, and \(m\) is the number of bits in the fractional part. Each bit \(x_i\) contributes \(2^i\) to the value of \(X\) except \(x_{-1}\), which contributes \(-2^{l-1}x_{-1}\). That is, the fixed-point representation is in two’s complement.
Definition 2 Error is the absolute difference between the exact value and the value produced by the hardware. Acceptable error is the maximum error that an NFG may assume; it is usually a specification to be satisfied by the hardware. Approximation error is the error caused by a function approximation. Acceptable approximation error is the maximum approximation error that a function approximation may assume. Rounding error is the error caused by a binary fixed-point representation.

Definition 3 Accuracy is the number of bits in the fractional part of a binary fixed-point representation. m-bit accuracy specifies that m bits are used to represent the fractional part of the number. When the maximum error is $2^{-m}$, the accuracy is no greater than 1 unit in the last place (ULP) [11]. In this paper, an m-bit accuracy NFG is an NFG with an m-bit fractional part of the inputs, an m-bit fractional part of the output, and a 1 ULP error.

2.2. Decision Diagrams

Definition 4 A binary decision diagram (BDD) [2, 10] is a rooted directed acyclic graph (DAG) representing a logic function. The BDD is obtained by recursively applying the Shannon expansion $f = x_1f_0 + x_0f_1$ to the logic function. It consists of two terminal nodes representing function values 0 and 1 respectively, and non-terminal nodes labeled by input variables. Each non-terminal node has two unweighted outgoing edges, 0-edge and 1-edge, that correspond to the values of the input variable. The terminal nodes have no outgoing edges. We consider only ordered BDDs, where the order of the variables is the same for every path from the root node to a terminal node. We consider only reduced BDDs, where identical subtrees are combined into a single tree.

Definition 5 A multi-terminal BDD (MTBDD) [3] is an extension of a BDD, that represents an integer-valued function: $\{0, 1\}^n \rightarrow Z$, where Z is a finite set of integers. In the MTBDD, the terminal nodes are labeled by the values of Z.

Definition 6 An edge-valued BDD (EVBDD) [7, 8] is also an extension of a BDD, that represents an integer-valued function. The EVBDD is obtained by repeatedly applying the expansion $f = x_i f_0 + x_i (f_1') + \alpha$ to the integer-valued function, where $f_1 = f_1' + \alpha$, and $\alpha$ is the constant term of $f_1$. In the EVBDD, each 1-edge has an integer weight $\alpha$ and all 0-edges have weight 0. There is only one terminal node; it is labeled 0. The incoming edge into the root node can have a non-zero weight. For example, a non-zero weight $\alpha$ on the incoming edge of the root node adds $\alpha$ to all sums associated with the EVBDD. Indeed, it occurs when the EVBDD is a sub-EVBDD to a larger EVBDD.

Example 1 Fig. 1(b) and (c) show an MTBDD and an EVBDD for the integer-valued function $f$ defined by

![Figure 1. MTBDD and EVBDD for an integer-valued function.](image)

3. Piecewise Polynomial Approximation Based on Planar Segmentation

3.1. Planar Segmentation Problem

To approximate a given two-variable function by piecewise polynomials, we need to partition a given domain of the function into segments. The domain of a two-variable function consists of planar segments, and requires a planar segmentation algorithm. The memory size and speed of an NFG are strongly dependent on the efficiency of the segmentation algorithm. Thus, effective planar segmentation algorithms are important to design fast and compact NFGs. To produce an optimum segmentation, we consider the fol-
The two parameters are essential to the design of fast and (1st-order) polynomial approximation. Approximating a function projects onto the algorithms should be considered in order to reduce design time. Consider the following:

1. number of words in the coefficients memory, which is the number of segments, and
2. complexity of the segment index encoder, which maps values of X and Y to a segment number.

Fewer segments are preferred because the number of segments directly affects memory size of the NFG. The complexity of the segment index encoder is also important. Even if the number of segments is minimum, a large NFG is produced if the segment index encoder is very large. Especially, planar segmentations tend to require significantly more complex segment index encoders than linear segmentations. Thus, planar segmentation algorithms considering these two parameters are essential to the design of fast and compact NFGs. Also, the complexity of segmentation algorithms should be considered in order to reduce design time.

The next subsection presents two heuristic planar segmentation algorithms.

### 3.2. Planar Segmentation Algorithms

We first present a recursive planar segmentation algorithm to reduce the hardware complexity of both the coefficients memory (the number of segments) and the segment index encoder.

We provide a geometric explanation for piecewise planar (1st-order) polynomial approximation. Approximating a two-variable function is accomplished with parallelograms that project onto squares on the X-Y plane. First, a (large) single parallelogram is used to approximate the entire given function. It projects onto the X-Y plane as a square with corners at \((X_b, Y_b), (X_b, Y_e), (X_e, Y_b),\) and \((X_e, Y_e)\), where \(X_e - X_b = Y_e - Y_b\). The parallelogram’s orientation and altitude are chosen to minimize the maximum error. If this maximum error exceeds the given acceptable error, the following process is repeated. The projected square is divided into four squares each one fourth the area of the original square. This square is said to be quadsected. In each of the four sections, a parallelogram is determined that approximates the function with the smallest maximum error. If that error exceeds the given acceptable error, that square is quadsected, and the process repeated. The process stops when all square areas are approximated by a parallelogram to within the given acceptable error. It follows that, in areas where the function varies rapidly, small squares are used, and, in areas where the function is nearly planar, large squares are used.

Fig. 2 shows this algorithm. Note that this algorithm can apply to polynomial approximation with any degree. The inputs are a numerical function \(f(X, Y)\), a domain \([X_b, X_e], [Y_b, Y_e]\) for X and Y, an accuracy \(m_{in}\) of X and Y, a polynomial order \(d\), and an acceptable approximation error \(\epsilon_a\). Then, this algorithm produces segments by recursively partitioning a segment into four equal-sized square segments until achieving the acceptable approximation error \(\epsilon_a\) in all segments. Note that this algorithm creates a segment of size \(w_l \times w_l\), where \(w_l = 2^{h_l} \times 2^{-m}\) and \(h_l\) is an integer. That is, all the segmentation points \(P_i\) and \(Q_i\) are restricted to values of which the least significant \(h_l\) bits are 0 (i.e., \(P_i = \ldots p_{-j+1} p_{-j+1} 00 \ldots 0\), where \(j = m_{in} - h_l\)). In Fig. 2, the approximating polynomial \(g_d(X, Y)\) is obtained by a Taylor expansion of \(f(X, Y)\) at the center \((u, v)\) of the segment:

\[
g_d(X, Y) = f(u, v) + \left( \frac{\partial f}{\partial X} + t \frac{\partial f}{\partial Y} \right) f(u, v) + \left( s \frac{\partial^2 f}{\partial X^2} + t \frac{\partial^2 f}{\partial X \partial Y} \right) \frac{f(u, v)}{2!} + \ldots + \left( s \frac{\partial^d f}{\partial X^d} + t \frac{\partial^{d-1} f}{\partial X \partial Y^{d-1}} \right) \frac{f(u, v)}{d!},
\]

where \(s = X - u, t = Y - v, u = (B_u + E_u) / 2\), and \(v = (B_v + E_v) / 2\). To reduce the approximation error, the maximum positive error \(\max f_{s}\) and the maximum negative error \(\min f_{s}\) are equalized by a vertical shift of \(g_d(X, Y)\) with correction value \(v\). Thus, the approximation error is \(\max f_{s} -
We begin by representing the segment index function \( f(x) \) as a polynomial approximation with higher degree is straightforward. The segment index encoder converts values of \( X \) and \( Y \) into a segment number. This, in turn, is applied as the address input of the Coefficients Memory. The coefficients are applied to adders and multipliers to form the polynomial value \( P(X,Y) \). Note that Fig. 3(a) uses bitwise ANDs to compute \( X - B_0 \) and \( Y - B_0 \). In recursive segmentation, we can realize \( X - B_0 \) and \( Y - B_0 \) using AND gates driven on one side by \( B_x \) and \( B_y \), respectively [13].

Note that Fig. 3(b) has neither a segment index encoder nor bitwise ANDs. In uniform segmentation, the segment index encoder and bitwise ANDs are not necessary because a segment number, \( X - B_0 \) and \( Y - B_0 \) are obtained by the most significant bits and the least significant bits of \( X \) and \( Y \), respectively. Since modern FPGAs have logic elements, synchronous memory blocks, and dedicated multipliers, these architectures are efficiently implemented by those hardware resources in an FPGA.

4.2. Architecture and Design Method for Segment Index Encoder

The segment index encoder realizes the segment index function: \( \{0,1\}^n \times \{0,1\}^n \rightarrow \{0,1,\ldots,k-1\} \) shown in Fig. 4(a), where \( X \) and \( Y \) have \( n \) bits, and \( k \) denotes the number of segments. We realize this function with the architecture shown in Fig. 4(b). In this architecture, the interconnecting lines between adjacent LUT memories determine the position in the EVBDD (labeled \( \text{Arails} \)), and the outputs from each LUT memory to the adders tally the function value (labeled \( \text{Arails} \)). Consider the design of the LUT cascade and adders in Fig. 4(b), given the segmentation produced in Fig. 2.

We begin by representing the segment index function

\[
\begin{align*}
X_b \leq X < P_0 & \quad Y_b \leq Y < Q_0 & \quad 0 \\
X_b \leq X < P_0 & \quad Q_0 \leq Y < Q_1 & \quad 1 \\
\vdots & \quad \vdots & \quad \vdots \\
P_{r-1} \leq X < Y_e & \quad Q_{r-1} \leq Y < Y_e & \quad k-1
\end{align*}
\]

(a) Segment index function.

Figure 4. Segment index encoder.

4. Architectures for Two-Variable Numerical Function Generators

4.1. Architectures Based on Recursive and Uniform Segmentations

For each segment \( \{[B_x,E_x],[B_y,E_y]\} \) produced by a planar segmentation algorithm, we compute the approximation to \( f(X,Y) \) as a polynomial \( P(X,Y) \) that is a Taylor expansion with a correction value. Expanding and rearranging the polynomial yields

\[
P(X,Y) = C_0 + C_1(X - B_x) + C_2(Y - B_y) + C_3(X - B_x)(Y - B_y) + C_4(X - B_x)^2(Y - B_y) + C_5(Y - B_y)^2 + \ldots + C_{nd}(Y - B_y)^d.
\]

The first three terms of (1). Expanding these architectures to a polynomial approximation with higher degree is straightforward. Fig. 3(a) and (b) show architectures based on recursive segmentation and uniform segmentations, respectively. The segment index encoder converts values of \( X \) and \( Y \) into a segment number. This, in turn, is applied as the address input of the Coefficients Memory. The coefficients are applied to adders and multipliers to form the polynomial value \( P(X,Y) \). Note that Fig. 3(a) uses bitwise ANDs to compute \( X - B_0 \) and \( Y - B_0 \). In recursive segmentation, we can realize \( X - B_0 \) and \( Y - B_0 \) using AND gates driven on one side by \( B_x \) and \( B_y \), respectively [13].

Note that Fig. 3(b) has neither a segment index encoder nor bitwise ANDs. In uniform segmentation, the segment index encoder and bitwise ANDs are not necessary because a segment number, \( X - B_0 \) and \( Y - B_0 \) are obtained by the most significant bits and the least significant bits of \( X \) and \( Y \), respectively. Since modern FPGAs have logic elements, synchronous memory blocks, and dedicated multipliers, these architectures are efficiently implemented by those hardware resources in an FPGA.

4.2. Architecture and Design Method for Segment Index Encoder

The segment index encoder realizes the segment index function: \( \{0,1\}^n \times \{0,1\}^n \rightarrow \{0,1,\ldots,k-1\} \) shown in Fig. 4(a), where \( X \) and \( Y \) have \( n \) bits, and \( k \) denotes the number of segments. We realize this function with the architecture shown in Fig. 4(b). In this architecture, the interconnecting lines between adjacent LUT memories determine the position in the EVBDD (labeled \( \text{Arails} \)), and the outputs from each LUT memory to the adders tally the function value (labeled \( \text{Arails} \)). Consider the design of the LUT cascade and adders in Fig. 4(b), given the segmentation produced in Fig. 2.

We begin by representing the segment index function

\[
\begin{align*}
X_b \leq X < P_0 & \quad Y_b \leq Y < Q_0 & \quad 0 \\
X_b \leq X < P_0 & \quad Q_0 \leq Y < Q_1 & \quad 1 \\
\vdots & \quad \vdots & \quad \vdots \\
P_{r-1} \leq X < Y_e & \quad Q_{r-1} \leq Y < Y_e & \quad k-1
\end{align*}
\]

(a) Segment index function.

Figure 4. Segment index encoder.

4. Architectures for Two-Variable Numerical Function Generators

4.1. Architectures Based on Recursive and Uniform Segmentations

For each segment \( \{[B_x,E_x],[B_y,E_y]\} \) produced by a planar segmentation algorithm, we compute the approximation to \( f(X,Y) \) as a polynomial \( P(X,Y) \) that is a Taylor expansion with a correction value. Expanding and rearranging the polynomial yields

\[
P(X,Y) = C_0 + C_1(X - B_x) + C_2(Y - B_y) + C_3(X - B_x)(Y - B_y) + C_4(X - B_x)^2(Y - B_y) + C_5(Y - B_y)^2 + \ldots + C_{nd}(Y - B_y)^d.
\]

The first three terms of (1). Expanding these architectures to a polynomial approximation with higher degree is straightforward. Fig. 3(a) and (b) show architectures based on recursive segmentation and uniform segmentations, respectively. The segment index encoder converts values of \( X \) and \( Y \) into a segment number. This, in turn, is applied as the address input of the Coefficients Memory. The coefficients are applied to adders and multipliers to form the polynomial value \( P(X,Y) \). Note that Fig. 3(a) uses bitwise ANDs to compute \( X - B_0 \) and \( Y - B_0 \). In recursive segmentation, we can realize \( X - B_0 \) and \( Y - B_0 \) using AND gates driven on one side by \( B_x \) and \( B_y \), respectively [13].

Note that Fig. 3(b) has neither a segment index encoder nor bitwise ANDs. In uniform segmentation, the segment index encoder and bitwise ANDs are not necessary because a segment number, \( X - B_0 \) and \( Y - B_0 \) are obtained by the most significant bits and the least significant bits of \( X \) and \( Y \), respectively. Since modern FPGAs have logic elements, synchronous memory blocks, and dedicated multipliers, these architectures are efficiently implemented by those hardware resources in an FPGA.

4.2. Architecture and Design Method for Segment Index Encoder

The segment index encoder realizes the segment index function: \( \{0,1\}^n \times \{0,1\}^n \rightarrow \{0,1,\ldots,k-1\} \) shown in Fig. 4(a), where \( X \) and \( Y \) have \( n \) bits, and \( k \) denotes the number of segments. We realize this function with the architecture shown in Fig. 4(b). In this architecture, the interconnecting lines between adjacent LUT memories determine the position in the EVBDD (labeled \( \text{Arails} \)), and the outputs from each LUT memory to the adders tally the function value (labeled \( \text{Arails} \)). Consider the design of the LUT cascade and adders in Fig. 4(b), given the segmentation produced in Fig. 2.

We begin by representing the segment index function

\[
\begin{align*}
X_b \leq X < P_0 & \quad Y_b \leq Y < Q_0 & \quad 0 \\
X_b \leq X < P_0 & \quad Q_0 \leq Y < Q_1 & \quad 1 \\
\vdots & \quad \vdots & \quad \vdots \\
P_{r-1} \leq X < Y_e & \quad Q_{r-1} \leq Y < Y_e & \quad k-1
\end{align*}
\]

(a) Segment index function.

Figure 4. Segment index encoder.
using an MTBDD. Fig. 5 illustrates the relationship between recursive segmentation and MTBDDs. Then, we convert the MTBDD into an EVBDD. By decomposing the EVBDD, as shown in Fig. 6, we obtain the architecture in Fig. 4(b). In Fig. 6, the column labeled as ‘ri’ in the table of each LUT memory denotes the rails that represent subfunctions in the EVBDD. And, the column ‘ai’ in Fig. 6 denotes the Arails of the EVBDD that represent the sum of weights of edges. In the EVBDD, “(ai, ri)” assigned to edges that cut across the horizontal lines represents the sum of weights and subfunctions, respectively. For more detail on this architecture, see [13].

In this architecture, the size of LUT memories realizing the recursive segmentation depends on the number of segments. Specifically,

**Theorem 1** Let seg_func(X,Y) be a segment index function obtained by a recursive planar segmentation. The segment index function can be realized by the segment index encoder shown in Fig. 4(b) with at most \(\lceil \log_2 k \rceil \) rails and \(\lceil \log_2 k \rceil \) Arails, where \(k\) is the number of segments.

**Proof:** See Appendix.

In our architectures, the coefficients memory and the LUT memories of the segment index encoder are implemented by embedded RAMs (e.g. M4Ks in Altera FPGAs). Thus, by changing the data for the coefficients memory and the LUT memories, a wide class of two-variable functions can be realized by a single architecture. Since just changing the RAM data can switch functions, we can switch functions without reprogramming the FPGA.

5. Experimental Results

5.1. Number of Segments and Computation Time for Algorithms

Table 1 shows the number of segments produced by the two segmentation algorithms presented in Section 3, and their computation time for various functions [1]. These segments are required to approximate two-variable functions by planar (1st-order) polynomials. In this table, WaveRings, Gaussian, and Beta are defined as:

\[
\text{WaveRings} = \frac{\cos \left( \sqrt{X^2 + Y^2} \right)}{\sqrt{X^2 + Y^2} + 0.25} \quad \text{Gaussian} = \frac{1}{Y \sqrt{2\pi}} e^{-\frac{x^2}{2Y}}
\]

\[
\text{Beta} = 2 \int_0^1 \sin^{X-1} \theta \cos^{Y-1} \theta d\theta = \frac{\Gamma(X)\Gamma(Y)}{\Gamma(X+Y)}
\]

Table 1 shows that, for all functions except \(\sin(\pi XY)\), the recursive segmentation algorithm produces many fewer segments than the uniform segmentation algorithm. Especially, for higher accuracy, the number of segments needed in recursive segmentation is only a few percent of the number of segments needed in uniform segmentation. For \(\sin(\pi XY)\), the additional segments needed in uniform segmentation are not so large even for higher accuracy. This means that, for this function, the uniform segmentation method also produces an NFG with reasonable size. In addition, Table 1 shows that both algorithms produce segments with small CPU time. Such quick segmentation is useful to reduce design time for NFGs.

5.2. Memory Sizes Needed for Numerical Function Generators

Table 2 compares total memory sizes needed for NFGs based on the two planar approximation architectures shown in Fig. 3. Note that the NFGs based on recursive segmentation have two kinds of memories: coefficients memory and
Table 1. Number of segments for two segmentation methods based on planar approximation.

<table>
<thead>
<tr>
<th>No.</th>
<th>Function $f(X, Y)$</th>
<th>Domain</th>
<th>X and Y have 8-bit accuracy</th>
<th>X and Y have 12-bit accuracy</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>(Acceptable approx. error: $2^{-10}$)</td>
<td>(Acceptable approx. error: $2^{-14}$)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>No. of. segments</td>
<td>$R_s$ (%)</td>
</tr>
<tr>
<td>0</td>
<td>$f_0$ = sin($\pi X$) ln($Y$)</td>
<td>$0 \leq X &lt; 1, 0 &lt; Y &lt; 1$</td>
<td>4,696</td>
<td>65,280</td>
</tr>
<tr>
<td>1</td>
<td>$f_1$ = sin($\pi X$) / $\sqrt{Y}$</td>
<td>$0 \leq X &lt; 1, 0 &lt; Y &lt; 1$</td>
<td>1,393</td>
<td>16,384</td>
</tr>
<tr>
<td>2</td>
<td>$f_2$ = sin($\pi X Y$)</td>
<td>$0 \leq X &lt; 1, 0 &lt; Y &lt; 1$</td>
<td>1,486</td>
<td>4,096</td>
</tr>
<tr>
<td>3</td>
<td>$f_3$ = $X^3 Y^2$</td>
<td>$0 \leq X &lt; 1, 0 &lt; Y &lt; 1$</td>
<td>457</td>
<td>4,096</td>
</tr>
<tr>
<td>4</td>
<td>$f_4$ = 1/$\sqrt{X^2 + Y^2}$</td>
<td>$0 \leq X, 0 &lt; Y &lt; 1$</td>
<td>3,835</td>
<td>65,025</td>
</tr>
<tr>
<td>5</td>
<td>$f_5$ = $X^5 Y^2$</td>
<td>$0 \leq X, X &lt; 1, Y &lt; 1$</td>
<td>376</td>
<td>4,096</td>
</tr>
<tr>
<td>6</td>
<td>$f_6$ = WaveRings</td>
<td>$0 \leq X &lt; \pi, 0 &lt; Y &lt; Y$</td>
<td>1,619</td>
<td>10,201</td>
</tr>
<tr>
<td>7</td>
<td>$f_7$ = Gaussian</td>
<td>$0 \leq X &lt; 1, Y &lt; 1$</td>
<td>3,182</td>
<td>65,025</td>
</tr>
<tr>
<td>8</td>
<td>$f_8$ = $X^2 + Y^2$</td>
<td>$0 \leq X &lt; 1, 0 &lt; Y &lt; 1$</td>
<td>355</td>
<td>4,096</td>
</tr>
<tr>
<td>9</td>
<td>$f_9$ = $X^2 + Y^2$</td>
<td>$0 \leq X, 0 &lt; Y &lt; 1$</td>
<td>400</td>
<td>16,384</td>
</tr>
<tr>
<td>10</td>
<td>$f_{10}$ = Beta</td>
<td>$1/8 \leq X, 1/8 \leq Y &lt; 1$</td>
<td>5,815</td>
<td>50,176</td>
</tr>
</tbody>
</table>

Recur.: Recursive segmentation. Uni.: Uniform segmentation. $R_s$: Recur. / Uni. $\times 100$ (%).

Time: CPU time needed for segmentation algorithm.

Experiment environment
CPU: Intel Xeon 2.6GHz Memory: 1GB OS: Redhat Linux C compiler: gcc -O2

Table 2. Total memory sizes needed for NFGs based on two planar approximation architectures.

<table>
<thead>
<tr>
<th>No.</th>
<th>8-bit accuracy NFGs</th>
<th>12-bit accuracy NFGs</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Recursive</td>
<td>Uniform</td>
</tr>
<tr>
<td>0</td>
<td>260,052</td>
<td>783,360</td>
</tr>
<tr>
<td>1</td>
<td>59,511</td>
<td>360,448</td>
</tr>
<tr>
<td>2</td>
<td>69,352</td>
<td>110,592</td>
</tr>
<tr>
<td>3</td>
<td>25,392</td>
<td>102,400</td>
</tr>
<tr>
<td>4</td>
<td>226,403</td>
<td>1,040,400</td>
</tr>
<tr>
<td>5</td>
<td>18,120</td>
<td>90,112</td>
</tr>
<tr>
<td>6</td>
<td>100,030</td>
<td>346,834</td>
</tr>
<tr>
<td>7</td>
<td>186,980</td>
<td>910,350</td>
</tr>
<tr>
<td>8</td>
<td>16,882</td>
<td>94,208</td>
</tr>
<tr>
<td>9</td>
<td>21,792</td>
<td>278,528</td>
</tr>
<tr>
<td>10</td>
<td>291,735</td>
<td>602,112</td>
</tr>
</tbody>
</table>

$R_{uni}$: Recursive / Uniform $\times 100$ (%).

LUT memory, and thus their memory size is the sum of the coefficients memory size and the LUT memory sizes.

Table 2 shows that, for all functions, NFGs based on recursive segmentation require smaller memory size than NFGs based on uniform segmentation, even though NFGs based on recursive segmentation have a segment index encoder. For example, for $XY / \sqrt{X^2 + Y^2}$, the 12-bit accuracy NFG using recursive segmentation requires only 0.6% of memory required by uniform segmentation.

To understand the relation between memory size and accuracy, we designed NFGs for $XY / \sqrt{X^2 + Y^2}$ with various accuracies. Fig. 7 plots memory sizes of the NFGs for 4 to 16-bit accuracies. There are three curves:

1. a single look-up table in which the values assigned to $X$ and $Y$ form an address and the contents of that address is $f(X, Y)$,

2. NFG with recursive non-uniform segmentation, and

3. NFG with uniform segmentation.

Interestingly, for this function, the memory size of the NFGs based on uniform segmentation increases in the same way as memory size of a single look-up table. On the other hand, the memory size of the NFGs based on recursive segmentation increases much more slowly than the other two. For 16-bit accuracy, the memory size of the NFG based on recursive segmentation is only 0.09% of that of the NFG based on uniform segmentation.

5.3. FPGA Implementation Results

We implemented 8-bit accuracy NFGs based on the two architectures using the Altera Stratix FPGA.
Table 3. FPGA implementation of 8-bit accuracy NFGs based on two architectures.

<table>
<thead>
<tr>
<th>Function</th>
<th>Recursive segmentation</th>
<th>Uniform segmentation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>#LEs</td>
<td>#DSPs</td>
</tr>
<tr>
<td>sin(πX) ln(Y)</td>
<td>347</td>
<td>4</td>
</tr>
<tr>
<td>sin(πX)/Y</td>
<td>206</td>
<td>2</td>
</tr>
<tr>
<td>sin(πXY)</td>
<td>280</td>
<td>2</td>
</tr>
<tr>
<td>sin(X^2 Y^2)</td>
<td>280</td>
<td>2</td>
</tr>
<tr>
<td>1/X^2 + Y^2</td>
<td>552</td>
<td>4</td>
</tr>
<tr>
<td>XY/√(X^2 + Y^2)</td>
<td>180</td>
<td>2</td>
</tr>
<tr>
<td>WaveRings</td>
<td>364</td>
<td>4</td>
</tr>
<tr>
<td>Gaussian</td>
<td>430</td>
<td>4</td>
</tr>
<tr>
<td>√(X^2 + Y^2)</td>
<td>177</td>
<td>2</td>
</tr>
<tr>
<td>√(X^2 + Y^2)</td>
<td>189</td>
<td>2</td>
</tr>
<tr>
<td>Beta</td>
<td>439</td>
<td>4</td>
</tr>
</tbody>
</table>

#: NFGs cannot be mapped into the FPGA due to insufficient memory blocks.
#LEs: Number of logic elements.
#DSPs: Number of 9-bit × 9-bit DSP units.
Freq.: Operating frequency.
#stages: Number of pipeline stages.

The NFGs based on uniform segmentation require fewer pipeline stages and have shorter delay than the recursive segmentation because they have no segment index encoder. However, for four functions, the NFGs based on uniform segmentation are not so easily implemented in an FPGA due to excessive memory size. Table 3 shows that they cannot be mapped into the FPGA due to insufficient memory blocks. Note that NFGs that have only one pipeline stage in Table 3 are realized with a single look-up table due to the excessively many segments. On the other hand, for all functions, the NFGs based on recursive segmentation achieve high operating frequency.

It is important to note that certain two-variable functions can be designed using 1. one-variable NFGs and 2. basic operations like addition and multiplication. For example, the first function in Table 1, sin(πX) ln(Y), can be designed using two one-variable NFGs, one realizing sin(πX) and the other realizing ln(Y). The outputs are then multiplied together to realize the two-variable function. We are then interested in the complexity of this realization compared to the direct two-variable NFG design discussed earlier.

To understand the relative merits of using one versus two-variable NFGs, we implemented the following three functions from Table 1,

1. sin(πX) ln(Y),
2. XY/√(X^2 + Y^2), and
3. WaveRings

using one-variable NFGs and basic operations. Each one-variable NFG was realized by the method shown in [13], which is based on linear approximation and non-uniform segment lengths. Table 4 shows the results.

Except for sin(πX) ln(Y), the direct two-variable NFG implementation requires fewer logic elements (LEs) and DSPs than the one-variable implementation. Also, except for sin(πX) ln(Y), the direct two-variable implementations have shorter delay. For XY/√(X^2 + Y^2) and WaveRings, the delays of the two-variable implementations are only 39% and 73% of those of the one-variable implementations, respectively. Especially, in the case of XY/√(X^2 + Y^2), both complexity and delay of the two-variable NFG are significantly less than the one-variable NFG implementation. For example, the X in the denominator, must be squared, added to Y^2, the reciprocal square root taken, and then multiplied by XY. This incurs a significant complexity and speed penalty.

From these results, we can see that by designing two-variable functions using one-variable NFGs, the required memory size can be reduced significantly. However, depending on functions, it can produce a slow implementation because of additional logic such as multipliers. Also, com-

Table 4. FPGA implementation of 8-bit accuracy NFGs designed using combination of one-variable NFGs.

<table>
<thead>
<tr>
<th>Function</th>
<th>Memory [bits]</th>
<th>#LEs</th>
<th>#DSPs</th>
<th>Freq. [MHz]</th>
<th>#stages</th>
<th>Delay [nsec.]</th>
</tr>
</thead>
<tbody>
<tr>
<td>sin(πX) ln(Y)</td>
<td>7,104</td>
<td>234</td>
<td>4</td>
<td>149</td>
<td>7</td>
<td>47</td>
</tr>
<tr>
<td>XY/√(X^2 + Y^2)</td>
<td>31,104</td>
<td>381</td>
<td>13</td>
<td>133</td>
<td>12</td>
<td>90</td>
</tr>
<tr>
<td>WaveRings</td>
<td>15,232</td>
<td>410</td>
<td>10</td>
<td>149</td>
<td>11</td>
<td>74</td>
</tr>
</tbody>
</table>

Memory: Total memory size needed for two-variable functions.
plicated hardware architecture using one-variable NFGs makes error analysis harder, and it is harder to guarantee output accuracy. This increases design time.

6. Concluding Remarks

We have proposed a design method and programmable architectures for numerical function generators of two-variable functions. To realize a two-variable function in hardware, we partition the given domain of the function into segments, and approximate the given function by a polynomial in each segment. In this paper, we presented two planar segmentation algorithms which partition a given domain of two-variable function efficiently. To the best of our knowledge, this is the first systematic design method based on piecewise polynomial approximation for two-variable functions. Experimental results show that for a complicated function, our automatically generated NFG achieves higher performance than manually designed NFG.

The algorithms and architectures presented in this paper can be easily extended to functions with three or more variables.

Acknowledgments

This research is partly supported by the Grant in Aid for Scientific Research of the Japan Society for the Promotion of Science (JSPS), funds from Ministry of Education, Culture, Sports, Science, and Technology (MEXT) via Kitakyushu innovative cluster project, a contract with the National Security Agency, and the MEXT Grant-in-Aid for Young Scientists (B), 20700051, 2008.

References


Appendix

The proof of Theorem 1 is based on a theorem proven in [13]. Specifically, it was shown that

Theorem A \[13\] Let \( g(Z) \) be a \( k \)-valued monotone increasing function. The function \( g(Z) \) can be realized by the segment index encoder shown in Fig. 4(b) with at most \( \log_2 k \) rails and \( \log_2 k \) rails.

Theorem 1 Let \( \text{seg_func}(X,Y) \) be a segment index function obtained by a recursive planar segmentation. The segment index function can be realized by the segment index encoder shown in Fig. 4(b) with at most \( \log_2 k \) rails and \( \log_2 k \) rails, where \( k \) is the number of segments.

Proof: By forming a variable

\[ Z = (x_{i-1} y_{i-1} x_{i-2} y_{i-2} \ldots x_{-m} y_{-m}) \]

from \( X \) and \( Y \), \( \text{seg_func}(X,Y) \) obtained by the recursive planar segmentation algorithm can be converted into a \( k \)-valued monotone increasing function \( g(Z) \). Therefore, from Theorem A, we have this theorem.