



26th International Workshop on Post-Binary ULSI Systems (ULSIWS2017)

Final PROGRAM

11:00-13:30	Registration & Lunch (12:00-:13:30)
13:30-13:40	Opening Remark <i>Local arrangement chair, Jovanka Vanja Pantovic (University of Novi Sad, Serbia)</i>
Invited Talk 1: Chair Jovanka Vanja Pantovic (University of Novi Sad, Serbia)	
13:40-14:20	Less is more- Analog Design with Body Gate Biasing in 28nm UTBB FD-SOI Mirjana Videnovic-Misic (Technical Sciences, Serbia)
14:20-14:30	Brief Break
Invited Talk 2: Chair Shinobu Nagayama (Hiroshima City University, Japan)	
14:30-15:10	MTJ-Based Nonvolatile FPGA; the Present and the Future Technology Trends Daisuke Suzuki (Tohoku University, Japan)
15:10-15:40	Coffee Break
Regular Session: Chair D. Michael Miller (Victoria University, Canada)	
15:40-16:00	Additional Parameters for Precise Estimation of ROBDD Complexity in Optimal Variable Order Milos Radmanovic (University of Nis, Serbia)
16:00-16:20	Post-Binary Signal Processing for Dementia Imaging Vincent Gaudet (University of Waterloo, Canada), Katherine Zukotynski (McMaster University, Canada)
16:20-16:40	On a Binarized / Ternarized Deep Neural Network Toward FPGA Realization Hiroki Nakahara, Haruyoshi Yonekawa, Tomoya Fujii, Shimpei Sato (Tokyo Institute of Technology, Japan)
16:40-16:50	Brief Break
Invited Talk 3: Chair Hiroki Nakahara (Tokyo Institute of Technology, Japan)	
16:50-17:30	A Digital Circuit Design for Approximate Computing Shimpei Sato (Tokyo Institute of Technology, Japan)
17:30-17:40	Closing <i>General Co-chair, Hiroki Nakahara (Tokyo Institute of Technology, Japan)</i>
18:00-	ISMVL2017 Reception

40 minutes (including Q&A) for Invited Talk,
15 (Talk)+5(Q&A) minutes for Regular Session